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ABSTRACT
Photovoltaic energy offers great benefits over conventional energy resources,
but its large scale deployment has long been hindered by the prohibitive
cost and low energy output. Advanced power electronics design plays a
critical role in reducing the cost of PV energy systems and improving the
power output. Conventional distributed power electronics solutions in a PV
system such as DC optimizer and micro-inverters have been developed, but
still they still have certain limitations in terms of cost and efficiency. This
thesis proposes the use of a technique known as differential power processing
(DPP) to achieve substantial efficiency improvement and cost reduction over
the conventional solutions and develops hardware and control design to apply
the DPP technique to a PV system.
This thesis introduces the fundamental principle of differential power pro-
cessing and highlights its advantages over the conventional solutions. Several
hardware designs of the DPP converter are presented, and several prototypes
have been built and tested. These hardware prototypes achieve high conver-
sion efficiency and very small volume to the point that they can be easily
fit into a PV module junction box (commonly referred to as PV module
integration).
Moreover, a distributed algorithm for controlling DPP converters in a PV
system is developed. This algorithm achieves true maximum power point
tracking (MPPT) of series-connected PV sub-modules by relying only on lo-
cal voltage measurements and neighbor-to-neighbor communication between
the DPP converters. Compared to previous solutions, the proposed algo-
rithm achieves a reduced number of perturbations at each step and poten-
tially faster tracking without adding extra hardware; all these features make
this algorithm well-suited for long sub-module strings. An indoor experimen-
tal setup was established and various experiments prove the effectiveness of
the proposed algorithm.
ii
Finally, the DPP technique is applied to a micro-inverter system. Micro-
inverters typically perform only module level MPPT and do not address
power losses due to uncompensated sub-module mismatch. The thesis pro-
vides a solution to seamlessly integrate DPP converters into the existing
micro-inverter system to improve its energy capture by recovering power
losses due to sub-module mismatch. To demonstrate the effectiveness of the
proposed solution, a hardware prototype was built and tested with an off-
the-shelf commercial micro-inverter to prove the concept. The improvement
in energy capture with DPP converters is experimentally verified.
iii
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Solar energy, as a promising alternative to the conventional resources such
as fossil fuels, has drawn significant attention in recent years. Solar energy
technology can be divided into two major categories: concentrated sun power
(CSP) and photovoltaics (PV). CSP technology uses concentrated sunlight
to produce heat and generate electricity via a thermal process similar to
that of a conventional fossil fuel power plant. PV technology, on the other
hand, converts solar radiation directly to DC electricity using semiconduc-
tors that exhibit the photovoltaic effect. Although both technologies have
their own advantages and both are undergoing rapid development recently,
CSP technology is often limited to large utility-scale applications while PV
technology is more flexible in scale and can be found in residential, commer-
cial and utility-scale applications. For the purpose of this thesis, the scope
of discussion will be limited to PV technology.
Photovoltaic solar energy offers a series of benefits such as low pollution
and carbon dioxide emission, energy independence and potentially low energy
cost, given that sunlight is a free energy resource. However, solar energy
historically remains at a cost disadvantage compared to conventional energy
resources primarily due to the high manufacturing cost of solar devices and
low conversion efficiency from solar radiation to electricity. Therefore, by
2010, nearly 60 years after the PV technology was commercialized, it still
supplies less than 0.1% of the total electricity demand in the U.S. [3].
Despite the small share of PV technology in the energy market nowadays,
it shows enormous technological potential due to the recent development.
According to [4], over the past five years, new installations of PV systems
has grown by 60% each year while the installed PV system price has dropped
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by about 6% each year, down to as low as approximately $5/W . According
to the “Sunshot” vision study [3], as a key enabler for the large-scale PV
deployment, the price of electricity generated by PV needs to drop further
by 75% percent by the end of this decade to reach grid parity without subsidy.
To meet this great challenge, improvements are required in all aspects of PV
systems. The work in this thesis focuses specifically on improving the power
electronics technology in PV system.
The cost of PV energy is typically evaluated in terms of levelized cost of
energy (LCOE), i.e.,
LCOE =
installation cost + operation cost + maintenance cost
electricity generated over lifetime
(1.1)
To reduce PV energy price, measures should be taken on both reducing the
manufacturing and maintenance cost and improving energy conversion to
generate more electricity within the system lifetime. The work in this thesis
addresses these two goals (reducing the cost of the entire PV system and
boosting the energy production) through advanced power electronics designs.
The work in this thesis is built around an innovative technique known as
differential power processing (DPP). DPP allows for significant improvement
in terms of power conversion efficiency while reducing power converter size
and cost. In this work, an “element-to-element” DPP architecture was de-
veloped and bidirectional buck-boost converter is designed and implemented
for this architecture. A centralized control method and a distributed con-
trol method have been developed to perform maximum power point tracking
(MPPT) in the DPP architecture. An experimental setup that allows for
controllable and repeatable indoor solar experiment is developed. The ef-
fectiveness of the proposed DPP approach has been experimentally verified
with this setup.
1.2 Organization of this Thesis
The thesis can be divided into three major parts.
The first part consists of Chapters 2, 3, and 4. The principle and benefit
of DPP are introduced. The PV emulation setup and DPP hardware design
are presented. This part lays the foundation of the platform to study DPP
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in PV systems and is constantly referred to throughout the entire thesis.
Chapter 2 introduces the conventional power electronics solutions in PV
systems and proposes the new technique denoted as DPP. The advantages of
DPP over conventional solutions are analyzed. The basic operation principle
of DPP is explained. Previous works by various researchers on DPP are
reviewed.
Chapter 3 reviews the model of PV module characteristics and based on
that knowledge, a high fidelity, easy-to-implement PV module emulator is
presented. The proposed emulator can replicate the electrical behavior of a
sunlight illuminated PV module in an indoor environment. The construction
of this emulator requires only a PV module and basic laboratory equipment,
while still providing dynamic performance that closely matches that of an
illuminated PV module in an outdoor environment. This emulator is used
by all the following experiments.
Chapter 4 presents the hardware design for a DPP converter. The design
requirement is analyzed and two versions of hardware design are proposed:
one with integrated power stage and one with discrete power stage. The
advantages of each design are highlighted. Hardware prototypes of both
designs are built and tested. These prototypes are used in all the following
experiments as well.
The second part consists of Chapter 5 and Chapter 6. A distributed algo-
rithm to control DPP converters for maximum power point tracking (MPPT)
is derived in theory and tested in experiment.
Chapter 5 formulates the control algorithm in the simplest setting of a
3-sub-module, 2-DPP system and generalizes the algorithm to a system of
any size. The mathematical background of this algorithm is introduced.
The properties of the algorithm and its implementation considerations are
discussed.
Chapter 6 explains the experiment performed to verify the effectiveness of
this algorithm and presents the experimental results.
The third part consists of Chapter 7 and Chapter 8. This part explores the
application of DPP in a micro-inverter system. A centralized control algo-
rithm is developed to provide a well-suited solution to control DPP convert-
ers in the micro-inverter system. This solution is tested with a commercial
off-the-shelf micro-inverter to prove that DPP converters can be seamlessly
integrated into the existing micro-inverter system.
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Chapter 7 analyzes the special requirement in the setting of a micro-
inverter system and proposes a centralized control algorithm for the DPP con-
verters that best meet the specific situation of micro-inverter system. Prac-
tical considerations for implementing this control algorithm are discussed.
Chapter 8 presents the experiment with a commercial off-the-shelf micro-
inverter. The experimental results are presented and analyzed to show the




In this chapter some background information on PV energy system is intro-
duced to reveal the rationale of applying DPP in PV system. The concept
of DPP is introduced and previous power electronics solutions and the new
DPP solutions are presented and compared to explain the advantage of using
DPP in PV system.
2.1 PV System Basics
A PV system typically consists of PV modules, power electronics and other
ancillary components. A PV module consists of strings of PV cells that
convert solar radiation to DC electricity directly. Without going into the
detailed principle of the photovoltaic effect, power electronics engineers are
typically only concerned with the external current-voltage (I-V) characteris-
tics of PV module, as plotted in Fig. 2.1. The power-voltage (P-V) curves
of PV module resulting from this I-V curve are plotted in Fig. 2.2. The I-V
curve of a PV module exhibits non-linear characteristics and changes dra-
matically with irradiance conditions. Therefore, a PV module can generate
maximum power only when it is operating at a unique point which is often
referred to as maximum power point (MPP), as illustrated in Fig. 2.2.
When connecting a PV module to a load, as shown in Fig. 2.3a, the load
has to be adjusted to match the impedance of the PV module at its MPP
to extract the maximum power from the PV module. This is illustrated
by Fig. 2.4. However, the load, typically a battery, the power grid, etc., is
often fixed and cannot be varied to match the MPP impedance as needed.
Moreover, the load may require the electricity in a different form; e.g., in
grid-connected applications, the DC electricity generated by the PV module
needs to be converted into AC to feed it to the grid. Therefore, power elec-
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Figure 2.1: I-V characteristics of a PV module under 100%, 80%, 50%
normalized irradiance.
















Figure 2.2: P-V characteristics of a PV module under 100%, 80%, 50%
normalized irradiance with MPPs marked with dots.
tronics converters are required in a PV system to perform MPPT (impedance
matching) and power inversion if necessary.





(b) Through DC/DC converter
Figure 2.3: PV module interfacing a load.

















Figure 2.4: V-I characteristics of a PV module under 100%, 80%, 50%
normalized irradiance with MPPs marked with dots. The load lines







where Pi, i = 1, ..., n is the actual power output of each PV module, and
Pi,MPP , i = 1, ..., n is the maximum power output of each PV module given
certain irradiance condition. The tracking efficiency of a PV system depends
on not only the power conversion efficiency of the power electronics circuit
but also how accurately the power electronics converter matches the MPP
impedance (i.e., the effectiveness of the MPPT). In other words, losses in PV
system can result from the conversion losses in the power electronics circuits
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and from not operating PV modules exactly at their MPPs. The design goal
of power electronics in PV system is therefore to achieve high conversion
efficiency and precise MPPT while maintaining low cost.
2.2 Conventional Power Electronics Solutions in PV
System
In a PV system, the basic form of power electronics is a high-voltage central
inverter that converts DC into AC, as shown in Fig. 2.5a. PV modules are
connected in series to stack a high enough voltage for the efficient operation
of the central inverter, and typically a MPPT algorithm is implemented on
the central inverter to maximize the power output from the PV string. How-
ever, series connected PV modules often suffer from the well-known current
mismatch problem [5,6]. That is, PV modules often have different I-V char-
acteristics due to reasons like manufacturing variability, non-uniform aging,
and mostly importantly, partial shading of the PV string (I-V curves can be
quite different under different environment condition, as shown in Fig. 2.1).
Since all PV modules in Fig. 2.5a are connected in series, they share exactly
the same string current, and then the entire string is therefore limited by
the weakest PV module (i.e., the module with the lowest I-V curve, such as
the 50% irradiance curve in Fig. 2.2 is the weakest of the three) if there is a
mismatch. Bypass diodes are often connected in parallel with PV modules
to mitigate this limitation and to prevent thermal runaway. However, the
power loss due to current mismatch is still very significant since all PV mod-
ules in the string cannot operate at their MPPs. Moreover, the conduction
of bypass diode creates multiple local maxima in the PV string P-V char-
acteristics, which might trap the MPPT of the central inverter. Therefore,
although the central inverter has high power conversion efficiency (typically
above 98%), the power losses due to current mismatch in the PV string can
be very severe, and the tracking efficiency of the system can be low.
The current mismatch problem of PV string motivates the development of
distributed power electronics that perform module level or even sub-module
level MPPT. There are two mainstream solutions nowadays, namely micro-
inverters [7, 8], as in Fig. 2.5c, and DC optimizers [9–13], as in Fig. 2.5b.




























Figure 2.5: Four types of power electronics solutions for PV systems.
module instead a PV string, and therefore can perform MPPT on each indi-
vidual PV module. Micro-inverters offer great flexibility in terms of system
scale, so they have become the dominant solution in residential PV system.
Despite its capability to minimize loss due to PV module current mismatch,
the primary problem with the micro-inverter solution is the relatively high
cost and low conversion efficiency (typically 93%−95%) compared to a high-
9



















Figure 2.6: P-V characteristics of a PV string with non-uniform irradiance.
voltage central inverter.
DC optimizer systems, on the other hand, are more suitable for commer-
cial and utility scale systems. A DC optimizer system keeps the series PV
module connection but inserts a DC/DC converter between each PV module
and the string as shown in Fig. 2.5b. Each DC optimizer processes the power
generated by the corresponding PV module and adjusts the converter duty
ratio to perform MPPT. The entire string is still connected to a central in-
verter to convert DC power into AC. The major drawback of a DC optimizer
system is that bulk energy is processed twice - first by the DC/DC stage and
then by the central inverter. Even if the DC/DC stage is very efficient (typ-
ically 95%− 97%), because it is processing the whole power of PV modules,
the power loss in the DC/DC stage is still significant. In other words, the
efficiency of DC optimizer system is limited by the DC/DC stage.
2.3 Advantage of Differential Power Processing
Architecture
Since the converter efficiency limits the PV system efficiency, we would ask
the question: is it possible to overcome this limitation, decouple the system
10
Loss: 11W
DC stage efficiency: 95%
(a) DC optimizer
Loss: 2.3W
DC stage efficiency: 98.9%
(b) DPP
Figure 2.7: Comparison of DC stage efficiency of DC optimizer system and
DPP system. 95% efficiency is assumed for all DC/DC converters. The red
text shows the total power processed by each converter. The violet text
shows the power loss as a result of power conversion.
efficiency with converter efficiency and achieve even higher system efficiency?
The answer is yes, and this can be achieved through the differential power
processing structure as shown in Fig. 2.5d. An overview of the DPP concept
can be found in [14]. In this structure, DC/DC converters are configured as
bi-directional converters and connected in parallel with the PV string. The
bulk power that is common to all PV modules goes to the central inverter
directly without any intermediate conversion. The converters only shuﬄe the
mismatch current to perform MPPT on each PV module, and thus process
only the differential power, which is typically just a small fraction of the bulk
power. Because the power processed by each converter is much smaller, with
the same converter efficiency, power losses can be significantly reduced. In
an ideal case, if no mismatch exists between PV modules, DC optimizers still
need to process the whole power and will incur significant power losses, while
in this case DPP converters will process zero mismatch power, and thus cause
no loss at all (although in practice there will still be a small power overhead
to control the converters). Therefore, the overall efficiency is no more limited
by the DC/DC converters, and can approach the efficiency of central inverter
(98%). Fig. 2.7 provides an example of a three element system to compare
the efficiency of the DC stage in DC optimizer system and DPP system.
11












differential power sub-module power
Figure 2.8: Maximum power of PV sub-modules and differential power of a
30 PV sub-module system with randomly generated irradiance condition.
In order to compare the efficiency of a DPP-based system with micro-
inverters or DC optimizers in a more general case, we consider a system with
10 PV modules (i.e., 30 PV sub-modules) as an example. The irradiances
on the PV sub-modules are set randomly by drawing from a Gaussian dis-
tribution with a standard deviation equal to 10% of the mean; the resulting
maximum power of each PV sub-module is displayed in Fig. 2.8 using striped
red bars. The differential power, i.e., the power difference between the max-
imum power of each PV module and the power common to all PV modules,
is also shown in Fig. 2.8 using dotted blue bars. In a DC optimizer-based
system, the DC optimizers have to process the full power of all PV sub-
modules (represented by the striped red bars), which adds up to 2218 W.
In a DPP-based system, each DPP only needs to process the differential
power (represented by the dotted blue bars), which only adds up to 242.5 W.
Both the DC optimizer-based system and the DPP-based system then use
a string-level inverter to convert DC string voltage into AC voltage. In a
micro-inverter system, the PV module voltage is directly converted to AC,
but the efficiency of a micro-inverter is typically lower and its per-watt cost
is typically higher than that of a string-level inverter or a central inverter.
Table 2.1 summarizes the power losses of these three different solutions for
the irradiance condition in this example. DC optimizers are assumed to have
an average efficiency of 96%, while that of DPP converters is assumed to
be 92% since they often operate in light-load conditions. For both the DC
optimizer and DPP-based system, a string inverter efficiency of 98% was as-
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Table 2.1: Comparison of System Efficiency of the DC Optimizer-Based
System, the Micro-inverters and the DPP-Based System
XXXXXXXXXXXXLosses
Solutions
DC optimizer Micro-inverter DPP
Power processed by DC stage [W] 2218 N/A 242.5
Intermediate power losses [W] 2218× 4% = 88.7 N/A 242.5× 8% = 19.4
Power processed by inverter(s) [W] 2218− 88.7 = 2129.3 2218 2218− 19.4 = 2198.6
Inverter power losses [W] 2129.3× 2% = 42.6 2218× 5.0% = 110.9 2198.6× 2% = 44.0
Overall efficiency 94.08% 95.00% 97.14%
sumed. The micro-inverters are assumed to have an efficiency of 95%, and
since, in practice, they only interface with PV modules, and therefore cannot
compensate mismatch between sub-modules, the effective efficiency is typi-
cally even lower. As is evident from Table 2.1, the DPP-based system yields
significant advantages in terms of overall system efficiency.
2.4 Variations of DPP Architecture
As mentioned in Section 2.6, various topologies exist under the framework
of differential power processing. Figure 2.9 illustrates three topologies that
have been studied the most. Element-to-bus topology and element-to-virtual-
bus topology transfer energy from each PV module directly to the bus or to
each other, while element-to-element topology shuﬄes energy between neigh-
boring PV modules. As demonstrated in [14], element-to-bus topology and
element-to-virtual-bus topology tend to process less power than the element-
to-element topology. However, power converters in the former two topologies
need to be isolated with a transformer, which will compromise the conversion
efficiency and hardware size. In contrast, element-to-element topology allows
for non-isolated converters with which high conversion efficiency and small
converter footprint can be achieved. For the above reason, the focus of this
thesis is going to be on element-to-element topology.
2.5 Operation of Element-to-Element Topology
The operation of the element-to-element structure is complicated by the fact



























Figure 2.9: Three major topology variations of DPP architecture.
first four elements and three DPP converters in a N element, N−1 converter
string of element-to-element structure. Each converter stage is implemented
as a bidirectional buck-boost converter. The function of the converter stage is
to enforce a desirable voltage ratio between neighboring elements and conduct
the differential current (which is the current difference between the current
of each element and the current common to the entire string, Istring). The




































Figure 2.10: Steady state analysis of element-to-element buck-boost
architecture.
assuming ideal operation of buck-boost converter. Apply KCL at each inter-
mediate node between the ith and the ii+1 element (e.g., node C between the
2nd and the 3rd element in Fig. 2.10) and we can get
ILi − (1−Di−1)ILi−1 −Di+1ILi+1 − Ii + Ii+1 = 0 (2.3)
Note that in this analysis we only consider a steady state average model that
excludes all the circuit dynamics. The first and last intermediate node (i.e.,
node B in Fig. 2.10 and the node between the N − 1th and N th element that
is not shown in Fig. 2.10) need is slightly different from other nodes since
one less converter is connected to these two nodes.
IL1 −D2IL2 − I1 + I2 = 0 (2.4)
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Finally, the string current, which is the common mode current to all the
elements, can be calculated by KCL at node A in Fig. 2.10.
−Istring −D1IL1 + I1 = 0 (2.5)
By collecting all the node KCL equations in one matrix, the entire DPP
system can be described by

1 D1 0 · · · · · · · · · 0 0
0 1 −D2 0 . . . . . . ... ...
0 −(1−D1) 1 −D3 0 . . . ... ...
...




. . . . . . 0 −(1−DN−4) 1 −DN−2 0
0 · · · · · · · · · 0 −(1−DN−3) 1 −DN−1























The irradiance on each PV module can be considered random. Therefore, for
each irradiance condition, as illustrated in Fig. 2.1, the PV module will have
a unique output curve and maximum power point (Vmax, Imax). With proper
control algorithm (which will be introduced in the following two chapters),
each element can operate at its maximum power point, which determines all
Vi and Ii (i ∈ [1, N ]) in Eq. 2.6. The duty ratios that correspond to these
maximum power points are given by Eq. 2.2. Then Eq. 2.6 can be solved
for a unique solution and the entire system is fully determined. The power
processed by the ith DPP converter can be calculated as
Pi = DiILiVi (2.7)
2.6 Previous Research on Differential Power Processing
To apply the concept of differential power processing to PV systems, espe-
cially at the sub-module-level, several architectures and corresponding con-
trol schemes have been proposed [2,15–21]. For example, the work presented
in [15,18] uses a switched inductor topology; the work presented in [16] uses
a resonant switched capacitor topology; the work presented in [17] uses a
transformer coupled topology. All of these proposed solutions adopt a con-
trol method commonly known as voltage equalization or “virtual parallel”
operation, in which all distributed converters strive to equalize the voltages
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of all PV sub-modules in a string. The distributed converters in the system
run in open loop, simplifying the control requirements while obviating the
need for communication among converters. However, the voltage equaliza-
tion approach can only achieve near maximum power point (MPP) operation
without truly seeking the MPP of each individual sub-module. The effective-
ness of this approach relies on the fact that the MPP voltages of sub-modules
in a string are very close even if their MPP currents differ significantly. This
does require all the sub-modules to have very similar electrical characteris-
tics, which in practice is typically guaranteed by a costly binning process
performed by PV module manufacturers [22]. However, even modules that
are carefully matched at installation will suffer from non-uniform degrada-
tion after several years of field exposure. As illustrated in [23], the standard
deviation of PV module MPP voltages may increase by nearly four times over
a twenty-year period. Furthermore, field operating conditions that result in
thermal gradients or severe irradiance mismatch along the PV string can also
cause the MPP voltages of sub-modules to drift apart. All of these factors
limit the tracking efficiency of the voltage equalization approach; thus, in
order to increase the total energy harvested over the entire lifetime of the
PV system, it is necessary to develop a scheme capable of true MPPT.
On the other hand, the generation control circuit presented in [19, 20]
achieves true MPPT without any local current sensing at each sub-module,
but employs a control scheme that requires communication between all con-
verters and a central control unit. The central control unit has to (i) com-
mand all the DPP converters to exhaust every possible combination of con-
verter duty ratio perturbations, and (ii) measure the string voltage respec-
tively in sequence before making the next tracking step. For a system with
n DPP converters, the central control unit has to try 2n duty ratio perturba-
tions during each tracking step, rendering the algorithm slow and infeasible
for a large system. Moreover, with this approach, the reliability of the sys-
tem is fundamentally limited, as a single failure of the central control unit,
or a communication link failure, would result in the malfunction or com-
plete loss of the overall system. Recently, a distributed MPPT approach
for a DPP-based system was presented in [21], which significantly reduces
the communication requirements. However, this approach requires measure-
ments of all PV sub-module currents; this results in additional power losses.
Moreover, this approach requires synchronization between power converters,
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Table 2.2: Comparison of DPP Control Approaches
```````````````Features
Approaches
Virtual Parallel [16–18] Centralized P&O [2,19,20] Multilevel PPT [21] This work
Tracking Near MPPT True MPPT True MPPT True MPPT
Distributed algorithm Yes No Yes Yes
Requiring local current sensing No Yes Yes No
Requiring communication No Centralized Synchronization Neighbor-to-Neighbor
which still relies on some communication.
Table 2.2 provides a comparison of some key features of DPP control ap-
proaches presented in previous work and the one proposed in this paper.
The information in this table implies that for DPP converters, either com-
munication or local current measurements are needed to acquire adequate
information to perform true MPPT operation. Implementing local current
measurement impairs the system efficiency and increases the hardware cost,
whereas implementing communication may result in a much smaller impact
because communication hardware is often required for other purposes, in-
cluding individual PV module diagnostics and on/off capability. Therefore,
the suggested approach is to eliminate local current sensing while preserv-
ing communication. In this thesis, the approach of performing true MPPT
utilizing communications between DPP converters is explored. A centralized
communication scheme is developed. Moreover, a distributed approach that
reduces the communication requirement to overcome the limitations of the
centralized approaches is also developed.
18
CHAPTER 3
PV MODULE CHARACTERISTICS AND
LABORATORY EMULATION
The foundation of developing a PV energy system is a good understanding of
the PV module as well as an experimental setup that allows for controllable
and repeatable PV experiments. In this chapter, the PV module character-
istics are discussed in depth and based on that knowledge, a high fidelity,
easy-to-implement photovoltaic (PV) module emulator is presented. The pro-
posed emulator can replicate the electrical behavior of a sunlight illuminated
PV module in an indoor environment. The construction of this emulator
requires only a PV module and basic laboratory equipment, while still pro-
viding dynamic performance that closely matches that of an illuminated PV
module in an outdoor environment. The output I-V characteristics of the PV
module under real sunlight and that of the proposed emulator were experi-
mentally obtained and compared, such that the functionality of the proposed
emulator was verified. An in-depth analysis of the PV module output small-
signal impedance is also presented to illustrate the dynamic performance of
this emulator.
3.1 Motivation
During the development of such power electronics systems, researchers often
need to perform hardware experiments with real PV modules under sun-
light to evaluate their circuit and control design. However, the output I-V
characteristics of a PV module are a strong function of insolation and tem-
perature on the module surface. Because insolation and temperature are
constantly changing in outdoor environments, outdoor experiments of real
PV modules are uncontrollable, laborious to conduct, and highly dependent
on the weather conditions. It is more desirable to perform PV module ex-
periments in a controllable manner and in an indoor environment. For this
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purpose, many hardware systems that reproduce the electrical characteris-
tics of a PV module, referred to as a PV module emulator or simulator, have
been proposed [24–28]. Similarly, there are a number of commercial labora-
tory instruments that aim to replicate PV module static I-V curves, often at
a high cost [29,30].
Reference [24] introduces an I-V magnifier, which magnifies the I-V output
of a small pn photo-sensor and generates large output power based on analog
circuitry. References [25–28] all use switching dc/dc converters to generate
the output and use the I-V curves of the PV module as a signal reference
to control the power converter. In [25], reference I-V curves were obtained
through field measurements of entire I-V curves of real PV modules, while
in [26,27] I-V curves were obtained by computer simulation based on key pa-
rameters (open-circuit voltage, short-circuit current, maximum power point,
etc.) from field measurement or manufacturer datasheet [31]. However, all
these proposed solutions depend either on prior field measurements, in which
case a certain insolation condition must be captured in the outdoor environ-
ment before one can emulate that condition, or on complicated computer
simulations. Moreover, while all of these previous works as well as commer-
cial instruments focus on a closely matched output I-V curve, few of them
consider matching the dynamic performance. In fact, all of these solutions
involve complex design and implementation, and the dynamic performance
of these emulators is fundamentally limited by the switching converter and
control circuitry.
In this section, we present a PV module emulator solution that allows very
simple hardware implementation and no prior simulation or field measure-
ment, while still providing closely matched I-V curves and dynamic perfor-
mance to a sunlight-illuminated PV module.
3.2 Model of PV Module
Although there are many variations of models for PV modules, the single-
diode model with series and parallel resistance typically provides enough ac-
curacy for power converter design and is adopted by many researchers [32].




















Figure 3.1: Single-diode model of PV module.
I and output voltage V of a PV module can be derived as






















where Iph is the photocurrent generated by light hitting the PV panel, Id
and Vd are the equivalent diode current and voltage, respectively, and Ip is
the current through the equivalent parallel resistor. I0 is the dark saturation
current that depends on the temperature and Vt is the thermal voltage, which
shows the dependency of the output characteristics on temperature. Rs and
Rp are the equivalent series and parallel resistance, respectively. A detailed
derivation of this equation can be found in reference [32].
The single-diode model provides a good intuition of the PV module I-V
characteristics. The photocurrent Iph is directly proportional to the insola-
tion, and can be viewed as a constant current source under a stable insolation
condition. The diode current Id is the current through the equivalent diode,
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Table 3.1: Test PV Module Specifications
Open Circuit Voltage 12 V
Short Circuit Current 2.5 A
Maximum Power Point Current 2.3 A
Maximum Power Point Voltage 9.5 V
and its value is non-linearly dependent on the voltage Vd across it. At the
same time, Vd depends on the output voltage as well as the voltage drop
across Rs. This results in the overall PV module I-V characteristics being
non-linear and lacking a closed-form expression.
The current sunk by the equivalent parallel resistor, Ip, is typically a small
value, so it is ignored in this analysis for simplicity. The net output current
of the PV module equals the difference between Iph and Id, as described
in Eq. 3.1 and illustrated in Fig. 3.1b. The emulator is based on the idea
that the PV module itself provides the non-linear characteristics, while the
photocurrent can be provided using a constant current source that does not
depend on illumination.
3.3 Proposed Emulator
Inspired by the above analysis of the model, we propose a method of emu-
lating the illuminated PV module by connecting an external current source
in parallel with the PV module to emulate the photovoltaic current Iph, as
shown in Fig. 3.2a. The accompanying equivalent circuit schematic is shown
in Fig. 3.2b. When the PV module is completely covered to prevent any
light contact, the photovoltaic current Iph is zero. By externally supplying
a current Iext equivalent to Iph, an I-V curve similar to an illuminated PV
module can be obtained.
To verify this idea, an experiment was conducted on a SPI-020M-9.5 engi-
neering evaluation prototype module from Solar Power Industries Inc. and its
parameters obtained from the datasheet are listed in Table 3.1. A sourceme-
ter (Keithley 2420) was used as the load and performed a voltage sweep
from 0 V to 13 V with 100 steps. The solar module was installed on the
roof of Everitt Laboratory in Urbana, Illinois, under natural insolation and




















(b) Equivalent circuit schematic.
Figure 3.2: Proposed simple emulator solution.
and partial shading conditions. For the controlled laboratory experiment, we
completely covered the PV module and connected an external power supply
(HP 6632A) operating in current limit mode as in Fig. 3.2a. The current
limit of the power supply was set to the short-circuit currents previously
measured during the output sweep, and the voltage limit was set to 15 V
(voltage limit could be set to any value larger than the PV module’s open
circuit voltage). The same sweeps were performed by the sourcemeter on
this emulator system in the same environment temperature. The I-V curves
of the real PV module and the emulator were plotted and compared. Two
examples are shown in Fig. 3.3 corresponding to a full insolation condition
and a partial shading condition, respectively.
It can be seen from Fig. 3.3 that the emulator provides an I-V curve of
very similar shape to that of the real PV module, except for a small offset
(about 0.5V) in voltage when the output voltage is above a certain value.
This voltage offset can be explained as follows: When the PV module is
illuminated by stable sunlight, as in Fig. 3.1a, the photovoltaic current Iph is
the only current source and it feeds current through Rs to the output, such
23

















Figure 3.3: I-V curve of PV panel under natural insolation and with simple
emulator for full insolation condition and partial shading condition.
Maximum power points of real PV module are marked with dots and
maximum power points of emulator are marked with stars.
that the voltage across the equivalent diode is given by
Vd(ph) = V +RsI (3.2)
However, when the current is supplied by the external current source, as in
Fig. 3.2b, current goes through Rs into the panel, so the voltage across the
equivalent diode in this case is given by
Vd(ext) = V −RsI (3.3)
The output current and voltage of this emulator, comparable to Eq. 3.1, can
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be described by






















When the output voltage V is small, the diode voltage Vd is also small. It can
be seen from Fig. 3.1b that the diode is in the “flat region” of its I-V curve.
It sinks negligible current, which is only a fraction of the output current and
is not sensitive to the change in Vd. As a result, the emulator I-V curve
matches that of a real PV module very well at low output voltage range. As
the output voltage V increases, so does the diode voltage Vd, and the diode
will eventually enter the “steep region” of its I-V curve. In this region, the
diode current Id is very sensitive to the change of Vd. The difference between
Vd(ph) and Vd(ext) causes a relatively large difference in Id, and thus a large
difference in output current. This explains the relatively large mismatch
when the output voltage is above a certain value.
Despite this mismatch of the absolute value, this emulator provides an I-V
curve of almost identical shape to that of the sunlight illuminated PV mod-
ule. For many applications, the power converter is designed to work with
different types of PV modules and the exact value of maximum power point
is not critical, so this emulation result is adequate in many cases. Compared
with other emulator solutions, the emulator proposed here is very easy to im-
plement with just basic lab equipment, and no other complex circuit or sim-
ulation program implementation is needed. Overall, this emulator provides
a good alternative to previous emulation solutions in many applications.
It should be noted that the proposed emulator is easily scalable. It can be
used to simulate a PV array, an individual module, a sub-module or even a
single cell. Compared with solar array simulator such as [29], the proposed
emulator provides more flexibility in simulating a real-world scenario. For
example, to simulate a partial shading condition between sub-modules of a
PV module, sub-modules with bypass diodes can be connected in series as
shown in Fig. 3.4. Power supplies are set to different current limit values









Figure 3.4: PV sub-module string connection to form a PV module.
characteristic is shown in Fig. 3.5a, which precisely captures the stair-like I-V
curve caused by diode conducting. This method is also used in the experi-
ments of [2] for sub-module differential power processing implementation.
3.4 Dynamic Performance Analysis
Dynamics of the PV module are often an important factor in the design of
power converters. For example, it is reported in [33] that the ripple-caused
PV module power reduction predicted by first order small signal resistance
approximation is typically an order of magnitude smaller than the actual
power reduction due to the oversimplification of PV module dynamics by
first order approximation. Previous PV emulator solutions, due to limited
bandwidth, cannot replicate the dynamics of a PV module. However, a
distinctive advantage of the proposed emulator over other solutions is its
capability of preserving the original dynamics of a PV module. For research
focusing on fast transient [34, 35], ripples and noise [33, 36, 37], etc., this
emulator can be well suited.
To better understand the advantage of this emulator, a discussion of its
dynamic performance through small-signal ac analysis is important. Ideally,
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(a) I-V curve of the PV module in partial
shading condition.



















(b) P-I curve of the PV module in partial
shading condition.
Figure 3.5: Partial shading condition simulation with the proposed
emulator.
the dynamics of the emulated PV should be identical to that of the sunlight
illuminated PV module; this would be true if the external current source
is ideal so that it will exhibit infinite AC impedance, and thus connecting
it in parallel with the PV module only provides a DC bias in place of the
constant photovoltaic current but does not affect the AC impedance of the
PV module at all. In practice, the quality of the constant current source, that
is, the ability of the current source to hold a stable, constant current value
in the presence of voltage fluctuation, determines how closely the emulator
dynamics can be matched to an illuminated PV module.
To illustrate the effect of different current source implementations, Fig. 3.6
shows the measured small signal impedance magnitude over the frequency
range for the illuminated PV module, emulated PV module with the HP
6632A as the current source, and emulated PV module with the Keithley
2420 as the current source, respectively. The small-signal magnitude is not
well matched in the 100 Hz to 10 kHz range but is well matched above 10 kHz
where the series inductance begins to dominate. This disparity between the
illuminated and emulated PV modules is not surprising, since a power sup-
ply operating in constant current mode only approximates an ideal current
source. Moreover, the large output capacitance typically present in power
supplies affects the small signal impedance. As shown in Fig.3.6 the output
capacitance varies according to design and manufacturer. The specifics of






































HP DC Power Supply
Keithly SourceMeter
Figure 3.6: Ac characteristics for illuminated PV and emulated PV with
two different supplies.
small-signal impedance, but it is difficult to characterize.
An inductor can be placed in series with the power supply to compensate
for the disparate AC characteristics. The additional inductor increases the
AC impedance of the parallel branch and helps the power supply act like a
better constant current source. Fig. 3.7 illustrates how the impedance mag-
nitude shifts up in the lower frequency range as the inductance is increased
by increments of 75 mH inductors.
To further investigate how large of an inductance is needed to better match
the illuminated PV module dynamics, we derive model parameter values from
the measured data. Fig. 3.8 shows the models fit to the illuminated PV and
emulated PV using the Keithley SourceMeter. The illuminated PV model
has 1.3 Ω series resistance, 1.5 µH series inductance, 39 Ω equivalent parallel
resistance, and 1.7 µF parallel capacitance. The power supply is modeled
to have 50 µF output capacitance, 4 µH of inherent wire inductance, and
0.6 Ω wire resistance. Using these parameters, we model the effect of the










































Figure 3.7: Ac characteristics for emulated PV as inductance is increased.
the emulated PV with 600 µH in series with the SourceMeter current supply
and the model if the inductance were raised to 1 H; this large of an inductance
provides a good match with the illuminated PV data. This result suggests
that by adding more inductors, close match of dynamics can be achieved at
even lower frequency than achieved in the previous experiment.
The inductance value required to match the illuminated PV module dy-
namics depends on the operating frequency of the application. For example,
if a maximum power point tracking algorithm perturbs the system at 500
Hz, an inductance value should be chosen so that the small-signal ac charac-
teristics are well matched at that frequency. For the Keithley SourceMeter
setup, a 1 H inductor would provide well-matched characteristics at 500 Hz.
Note that when selecting the inductor, care should be taken to make sure it




































































Figure 3.8: Model fit to illuminated PV, emulated PV with a power supply,
and then in series with an inductor.
3.5 Modified Emulator
Although the emulator proposed above is suitable for many single module
or sub-module level emulation scenarios, there are still a few applications,
primarily micro-scale PV energy harvesting, that require very accurate em-
ulation, especially around the maximum power point [38–40]. For better
emulation accuracy, a modified emulator solution is proposed, as shown in
Fig. 3.10. An external voltage source is inserted between the PV module
and the external current source to increase the diode voltage Vd, and thus
the diode will sink more current at a given output voltage, and the overall
I-V curve of this emulator will be closer to that of a sunlight illuminated PV
module. The value of Vext can be set to a constant value, or controlled in




































































Figure 3.9: Model for emulated PV with very large inductance compared to
illuminated PV characteristics.
The simplest method to acquire a good estimation of Vext without field
measurement is to use the datasheet. An I-V sweep of the simple emulator
(as shown in Fig. 3.2a) can initially be performed with the parallel current
source value set to the nominal short-circuit current in the datasheet. The
MPP voltage of this sweep can be found and compared with the nominal MPP
voltage in the datasheet, and Vext in Fig. 3.10 equals the difference between
these two voltages. This method still presents a small (approximately 0.2V)
mismatch between the measured I-V curve of the sunlight illuminated PV
module and the emulator in our experiment.
A more precise Vext can be obtained as follows: first a field measurement
is performed to capture an I-V curve of a sunlight illuminated module, and
then the external current source value Iext can be set to the measured short


















Figure 3.10: Proposed modified emulator solution.
MPP voltage of the field measured I-V curve and that of the emulated I-V
curve can be calculated and used as the value of the voltage source. To verify
this idea, the same experiment described in Section 3.3 was performed with
an extra power supply (HP 6632A) to implement the voltage source. The
value of Vext is set to be constant as described above, and the resulting I-V
curve is shown in Fig. 3.11, from which much improvement can be observed.
The I-V curves as well as the maximum power point of the real PV module
and the emulator are now very close to each other. Note that the difference
between the illuminated module MPP voltage and the emulated module MPP
voltage does not vary much with insolation level, and one measured voltage
difference at a certain insolation level can be used to decide the value of Vext
for other insolation conditions, as was done for Fig. 3.11.
For even more precise I-V curve matching, more field measurements and
comparison can be performed as described above for different insolation lev-
els, and the values Vext can be determined as a piecewise constant function
of the current source Iext and adjusted through a central control unit that
controls both Vext and Iext. This can be implemented by a computer with
communication link to both power supplies.
In practice, the voltage source Vext is implemented by power supply in most
cases. The introduction of the power supply will also impair the dynamic
performance of the emulator due to the power supply’s limited voltage regu-
lating capability, or in other words, its finite response speed in the presence
of the changing current through it. Similar to the method of adding series
inductors to the current source, capacitors can be added in parallel to the
voltage source. While this addition does not affect the DC characteristics,
the small signal impedance of the voltage source can be made closer to zero
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Figure 3.11: I-V curve of PV panel under natural insolation and with
improve emulator for full insolation condition and partial shading
condition. Maximum power points of real PV module are marked with dots
and maximum power points of emulator are marked with stars.
to impose less change on the original PV module small signal impedance,




In this chapter, the goals and considerations of DPP converter hardware im-
plementation are introduced. Two DPP converter prototypes are described:
one with DrMOS integrated power stage and one with discrete MOSFETs
and gate drivers. Ancillary circuitry such as level shifter, current sensing
circuitry, etc., is also described. Both hardware prototypes are characterized
in terms of efficiency, volume, cost, etc. It should be noted that the two DPP
converters are only different in implementation details and are interchange-
able in terms of functionality.
4.1 DPP Hardware Design Requirement
One of the primary goals of distributed power electronics for PV systems, in-
cluding DPP-based systems, is to achieve PV module integration [41]. Nowa-
days, the cost of separate enclosures for distributed power electronics repre-
sents a very significant portion of the total system cost, motivating efforts
to reduce the converter footprint to fit into the existing weather-resistant
junction box of an off-the-shelf PV module. Therefore, for sub-module DPP
systems, the goal of the hardware design in this work is to achieve minia-
turization of the DPPs for junction box integration, while maintaining high
efficiency and capability to implement certain MPPT algorithms (as will be
discussed in Chapter 5).
Figure 4.1 illustrates the wire connection of a DPP system; typically one
PV module consists of three sub-modules. Therefore, each junction box
needs to integrate three DPPs to perform module level mismatch balancing.
Between adjacent junction boxes there are three wire connections: one series
string connection in which the bulk power common to all sub-modules flows,






































Figure 4.1: PV junction box connection for DPP system.
mismatch, and one or more wires for communication.
For the element-to-element topology studied in this work, DPP convert-
ers can be implemented as bidirectional synchronous buck-boost converters.
In the element-to-element topology, each DPP converter needs only to be
rated at twice the sub-module open circuit voltage (about 24V), which al-
lows for the use of low-voltage, fast-switching transistors. By employing a
high switching frequency in the order of hundreds of kHz, the size of the
magnetic components, which typically dominate the converter size, can be
significantly reduced. Furthermore, since the 3 DPPs in one junction box
are physically very close, they can be integrated on one PCB and controlled
by one micro-controller to save space and cost and to simplify wiring within
one junction box. This also eliminates the need for communication between
DPPs in one junction box and reduces the control overhead in terms of hard-




































Figure 4.2: Schematic of hardware implementation with DrMOS integrated
power stage (details shown for DPP2 only).
4.2 Implementation with DrMOS Integrated Power
Stage
4.2.1 Advantage of DrMOS Integrated Power Stage
Since the maximum voltage across each DPP converter is only twice the
sub-module voltage, low-voltage, fast-switching transistors can be used. In
particular, the voltage rating involved in this application enables us to adopt
an integrated driver MOSFET module (DrMOS) initially designed for CPU
power delivery applications. The DrMOS combines a PWM controller and
two MOSFETs in a single QFN 6×6 package to achieve higher efficiency
and smaller footprint than its discrete counterpart. DrMOS can take one
PWM signal and add optimal deadtime automatically to generate gate driv-
ing signals for the synchronous operation of high-side and low-side switches.
DrMOS was originally designed to operate as a synchronous buck converter,
but in this particular application it is configured as a buck-boost converter,
as shown in Fig. 4.2.
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4.2.2 Integrated Power Stage
In theory, the synchronous buck topology and the synchronous buck-boost
topology are interchangeable depending on which part to consider as in-
put and output. Moreover, in theory, all synchronous topologies are in-
herently bidirectional (e.g., a synchronous buck converter can operate as a
synchronous boost converter without any change to the circuit, if the input
and output are interchanged; a synchronous buck-boost converter can have
either side as input). However, in practice, depending on different manu-
factures, a DrMOS that is intended as synchronous buck converter may or
may not be able to operate correctly as a synchronous buck-boost converter.
This is because DrMOS from different manufactures have different deadtime
generation mechanism.
For example, consider the deadtime generation mechanism of DrMOS from
Fairchild, as illustrated by the timing diagram in Fig. 4.3. When the Dr-
MOS is in buck configuration or buck-boost configuration when the current
is flowing as shown in Fig. 4.4a, the deadtime generation mechanism works
well as follows: When PWM rises from low to high, GL starts to go down.
The control circuit will monitor GL, and when GL reaches 1.0V, a delay of
tD DEADON (about 5ns) is inserted and then GH will start to go up. Con-
versely, when PWM goes from high to low, GH starts to go down. This time
the control circuit will monitor VSWH instead of GH (so this deadtime gen-
eration mechanism is not symmetrical). When VSWH drops below 2.2V, it
inserts a delay of tD DEADOFF (about 5ns) and turns on GL. The reason that
VSWH can drop below 2.2V is that once GH is open, the inductor current
will force the low side diode to conduct and pull PSWH low. Therefore, this
mechanism works fine when DrMOS is used as buck, or buck-boost when en-
ergy is transferring in the same direction as buck converter. However, since
DPP converters need to process power in both directions, a problem occurs
when transferring energy backwards, as shown in Fig. 4.4b. The deadtime
generation mechanism will work as follows: When PWM makes a high to
low transition, the inductor current will force the high side diode to conduct
(instead of the low side diode), and thus VSWH cannot be pulled down to
below 2.2V before the inductor current reduces to 0A, and thus GL cannot
be triggered on as intended. To prevent this problem, Fairchild DrMOS adds
an additional mechanism. If GH goes below 1.2V, but VSWH is still not
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Figure 4.3: Timing diagram of Fairchild FDMF6707V DrMOS module
(credit: [1])
below 2.2V, it will insert a delay tD TIMEOUT (about 250ns), and then turn
on GL. Due to this mechanism, a Fairchild DrMOS can still be used as a
bidirectional buck-boost converter, but this tD TIMEOUT delay is too long, as
it is comparable to the switching cycle. When this DrMOS operates in the
reverse direction, it will render a very different voltage ratio inconsistent with
the duty ratio, and the conversion efficiency in the reverse direction is very
low to the loss in the high side diode (inductor current flows through high
side diode for at least 250ns each switching cycle). To summarize, the cause
of this problem in Fairchild DrMOS is that when PWM makes a high to low
















Figure 4.4: The current flow when DrMOS is operating in different
directions. When PWM is high, current is flowing as indicated by line 1.
When PWM is low, current is flow as indicated by line 2.
GH. At the same time, DrMOS from Vishay uses a symmetrical deadtime
generation mechanism [42]. It monitors GL when the PWM signal makes a
low to high transition and monitors GH when the PWM signal makes a high
to low transition. Therefore, the deadtime generation is independent of the
converter topology. For this reason, Vishay SiC780 is selected to ensure the
correct switching action in bi-directional operation. This DrMOS takes 3.3V
PWM signal from a micro-controller to control the switching action.
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4.2.3 Control Circuit
To implement all the control algorithms (as will be discussed in Chapter 5), a
low-cost 32-bit ARM Cortex-M3 micro-controller (STM32F105) from STMi-
croelectronics is selected [43]. This micro-controller has 3.3V IOs and up
to 36MHz clock frequency. A 64-pin package was selected to ensure enough
ADC to measure circuit variables (mostly sub-module voltages) and enough
IOs to control all the switches of three DPP converters integrated on the
same PCB.
A potential limitation of the digital PWM signal generated by the micro-
controller is that with limited clock frequency, a trade-off has to be made
between PWM frequency and PWM resolution. The PWM frequency is de-
termined by the requirement of high efficiency and small converter size, so it
has to be maintained at a relatively high value (100 kHz in this work), ren-
dering a low PWM resolution given the limited micro-controller frequency. In
each iteration of the MPPT algorithm proposed in Chapter 5, the duty ratio
updates that are calculated with high precision must be quantized to within
the PWM resolution, impairing the effectiveness of the algorithm. To over-
come this limitation, a PWM dithering technique was adapted from [44,45].
By dithering periodically between two adjacent quantized duty ratio values
available from the micro-controller, with proper filtering, the effective PWM
resolution in the hardware prototype is increased by 10 times.
One unique challenge of controlling 3 DPPs with one micro-controller is
sending the control signal across different voltage levels, as shown in Fig. 4.2.
This figure illustrates the circuit details for DPP2 only, while those for DPP1
and DPP3, which are similar, are omitted. In Fig. 4.2, while DDP1 can be
controlled directly by the micro-controller, the PWM control signals sent to
DPP2 and DPP3 must be level shifted because they do not have the same volt-
age reference as the micro-controller. The level shifting circuitry employed
in this work is implemented using low-cost passive devices (Rshift, Cshift and
Dshift in Fig. 4.2). When the micro-controller PWM2 signal is low, the level
shifting capacitor gets charged to the voltage difference between the ground
potential of DDP2 and the ground potential of the micro-controller through
the diode. The PWM input pin of DPP2’s DRMOS is thus pulled to DPP2’s
ground potential. When the micro-controller PWM2 signal reaches the high-
voltage limit (3.3 V), the voltage of the DRMOS’s PWM input pin is pushed
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to its high-voltage limit (3.3 V) with respect to DPP2’s ground reference,
and the diode turns off. Since the PWM input pin of the DRMOS has a high
impedance, any current that flows through the level shifting capacitor is very
small, so the input voltage to the DRMOS’s PWM input pin can remain high
for a long enough time before PWM2 goes low again. A resistor is placed
in parallel with the diode to prevent over-voltage across the PWM input pin
due to a sudden decrease of sub-module 1 voltage, i.e., the voltage difference
between DPP2’s ground reference and the micro-controller’s ground refer-
ence. The designer should be aware of certain considerations when selecting
the value of level-shifting capacitors and resistors; factors to consider include
the time constant of the level shifter compared to the PWM frequency, and
the driving capability of micro-controller PWM pins. For protection of the
micro-controller PWM pin, a small value resistor can be placed in series with
the level-shifting capacitor to reduce current spike during start-up.
4.2.4 Communication
To implement certain control algorithms and to collect data during experi-
ments, it is necessary for the micro-controllers to communicate with a cen-
tral controller (typically a bench computer) or with each other (neighbor-to-
neighbor communication, as will be discussed in Chapter 5). This commu-
nication is done through I2C interface. Note that different micro-controllers
operate in different voltage domains, so isolation is required in the commu-
nication link. For this purpose, an ADuM1250 I2C isolator is used.
4.2.5 Complete Converter Circuit
In this prototype design, each DPP converter is constructed with a shielded
power inductor and an integrated DRMOS power stage to achieve high ef-
ficiency and a very small footprint on the PCB. Each DrMOS is powered
by a linear regulator, whose input is connected across the two PV sub-
modules that the DrMOS is balancing. This connection slightly sacrifices
the converter efficiency (a little bit more gating loss) to ensure that the DPP
converter can turn even if the sub-modules are severely shaded. The micro-
controller measures all sub-module voltages through a resistor voltage divider
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Table 4.1: Main Component List for DPP Converter with Integrate Power
Stage
Device Model Value Manufacturer
Microcontroller STM32F105 STMicroelectronics
DRMOS SiC780 Vishay
Linear Regulator UA78L05CPK Texas Instrument
L SER1360-103KL 10 µH Coilcraft
C TMK212BBJ106KG-T 10 µF×4 Taiyo Yuden
Dshift 1SS416CT(TPL3) Toshiba
Cshift 0402 4700 pF
Rshift 0402 100 kΩ
I2C Isolator ADuM1250 Analog Devices
and controls all DPP converters through the capacitor-diode level shifter (ex-
cept the DPP1, which can be directly control by the micro-controller). While
Fig. 4.2 shows a simplified schematic of the hardware prototype described
above, a more detailed schematic can be found in the appendix. Table 4.1
contains a list of the main components used.
4.2.6 Hardware Prototype
According to the design introduced above, a hardware prototype was built
and tested. Figure 4.5a shows an annotated photograph of the front side of
the hardware prototype. Magnetic inductors are on the back side of the PCB.
Note that a large portion of the board area is consumed by large connectors
and ancillary circuitry to facilitate development and diagnosis, which can be
eliminated in a final product. As shown in Fig. 4.5a, all essential components
of the hardware, including the inductors on the back side of the PCB, only
take up a 3.75 cm×3.75 cm area encompassed by a white rectangle, and, as
shown in Fig. 4.5b, can easily fit in a junction box.
Some important specifications of the hardware prototype are listed in Ta-
ble 4.2. An efficiency characterization of the DPP converter across the entire
load range is shown in Fig. 4.6. Details about the automatic efficiency mea-
surement setup can be found in the appendix.
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(a) The front side of the test prototype. (b) The prototype fitting in a junction box.
Figure 4.5: Annotated photograph of the hardware prototype with
integrated power stage.
Table 4.2: Hardware Prototype Specifications for DPP Converter with
Integrate Power Stage
Sub-module Voltage Range 3− 134 V
Converter Power Rating 60 W
Switching Frequency 100 kHz
Duty Ratio Resolution (with PWM dithering) 1/3600




Note the relatively low efficiency in light load condition (output current below
0.5A) in Fig. 4.6. This is partially because the converters are implemented
as synchronous buck-boost circuits operating in fixed frequency pulse width
modulation (PWM) mode. Synchronous buck-boost converters typically op-
erate in continuous conduction mode (CCM). In light load condition, when
the inductor current drops to zero and starts to flow reversely, the low side
MOSFET will remain on and allow current to flow back to the input. As a
result, energy will be transferred back and forth between converter input and
output, while only a small amount of net energy is delivered to the output.
Large loss will be incurred during the unnecessary back-and-forth transfer
of energy. At the same time, as the converter operates at a fixed switching
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Figure 4.6: Measured efficiency of the 3 DPPs on one hardware prototype
at 10 V input voltage, 50% duty ratio.
frequency, the switching loss of the converter is nearly constant over the en-
tire output current range and does not scale down with decreasing load [46].
All these factors lead to an efficiency penalty of the CCM synchronous buck-
boost circuit in light load operation. This is especially a problem in DPP
structure: the converters in DPP structure only need to process the mismatch
power, so they often operate in light load condition.
Many solutions for light load efficiency optimization have been proposed,
including pulse frequency modulation (PFM) [47], burst mode operation
[48, 49], etc. However, the application of existing light load operation tech-
niques to DPP faces some unique challenges. Most of the existing light load
solutions aim at regulating the output voltage to a fixed value, while in our
proposed DPP structure, the converters should instead enforce a variable
ratio between input and output voltage. Another challenge is that since the
distribution of mismatch on a sub-module string is random, the direction in
which each DPP converter needs to transfer energy cannot be decided be-
forehand, and may alternate. Thus, the DPP converter needs to be able to
operate bidirectionally. Although a synchronous buck-boost converter run-
ning in PWM CCM readily lends itself to bidirectional operation, most of the
light load operation techniques require a clearly defined operation direction
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to regulate the output voltage. Note that here it is assumed that inductor
current measurement (which introduces extra power loss and hardware cost)
is not performed; otherwise, the technique in [47] is still applicable. Nev-
ertheless, it is desirable to develop a bidirectional light load control scheme
that does not rely on any current sensing, which will be part of the future
work.
4.3 Implementation with Discrete Power Stage
4.3.1 Advantage of Discrete Power Stage
While the DrMOS integrated power stage offers certain benefits such as high
efficiency and small hardware footprint, it has certain limitations. First, at
the time of this writing, the Vishay DrMOS chips suitable for bidirectional
operation are rated for up to 27V input voltage, which means the open circuit
voltage of each submodule should be less than 13.5V. This voltage range
works for many types of commercial PV modules but could potentially limit
the application to all types of PV modules. Second, the high side and low
side MOSFET in DrMOS chips are typically optimized for low duty ratio
(high side MOSFET has larger on resistance than low side MOSFET), while
in this DPP application the converter duty ratio is always around 0.5. Last,
compared to discrete gate drivers and MOSFETs, the choice for DrMOS is
relatively limited, which leaves little flexibility in further design if we want
to tradeoff performance for cost. All these reasons motivate the development
of a DPP converter with discrete power stage components.
4.3.2 Discrete Power Stage
The schematic of the DPP converter with discrete power stage, as shown
in Fig. 4.7 is very similar to the one with integrated power stage. The
difference is that the DrMOS is replaced with a gate driver chip and two
discrete MOSFETs. The CSD18504Q5A N-Channel Power MOSFET is se-
lected to implement both switches as it offers a reasonable tradeoff between
gate capacitance and on resistance. A FAN7390MX halfbridge gate driver







































Figure 4.7: Schematic of hardware implementation with discrete power
stage (details shown for DPP2 only).
PWM control signals from the micro-controller for high side and low side
switches; therefore, the deadtime generation is now part of the task of the
micro-controller (please see the micro-controller code in the appendix for de-
tails). Compared to DrMOS design, the PCB layout is more critical in the
discrete design as stray inductance may compromise the converter efficiency
and performance. The gate driver is placed very close to the MOSFET to
minimize the loop between gate drive and MOSFET gate. The layout of this
design can be found in the appendix. Interested readers can also refer to
Section 4.1 in [50] for a more detailed description on this matter.
4.3.3 Moving Window Current sensing
A potential challenge of implementing the control algorithm that will be in-
troduced in Chapter 7 is precisely sensing the small current change resulting
from the converter duty ratio perturbations. The module current typically
ranges from 1A to 8A, while the small current change can be on the order
of a few mA. In the presence of such a large average current, sensing a small
change is difficult. A circuit consisting of a current sensing resistor and an
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amplifier that converts the module current linearly to a voltage signal for
the micro-controller ADC cannot guarantee the effective operation of the
algorithm: the small current change, after converted to a voltage signal, is
typically too small for the ADC to distinguish from the noise in the cir-
cuit. While a stand-alone, high resolution ADC can alleviate this concern,
it would add significant cost. To solve this problem, a digitally-assisted win-
dowed sensing technique has been adopted from [51]. The basic concept of
this technique is illustrated in Fig. 4.8. The current circuit implementation
of this sensing technique is shown in Fig. 4.9. The first stage uses a conven-
tional current sensing method: the module current signal is converted into a
voltage signal by a 5 mΩ current sensing resistor and scaled up linearly by
an amplifier with a fixed gain of 50. For a module current change of 10 mA,
the output voltage signal, vsense, only changes 5 mV, which is too small to
be effectively captured by the micro-controller’s ADC for any appreciable
measurement noise in the system. However, any attempt to further increase
the gain of this circuit will saturate the amplifier output since a large average
value is also present in the module current. To decouple the relative change
and absolute value of the signal and further amplify the relative change, the
voltage signal vsense is passed to a voltage subtractor (differential amplifier)
stage. A voltage reference vbias that is slightly smaller than vsense is sub-
tracted from vsense, and the resulting small difference can then be further




(vsense − vbias), (4.1)
given that R1 = R3, R2 = R4. (4.2)
In this design, we select R1 = R3 = 1 kΩ, R2 = R4 = 50 kΩ, so a 10 mA
change in module current results in a 5 mV change in vsense and eventually a
250 mV change in vwindowed, which is large enough to be sensed by the micro-
controller’s ADC. The relative change of vwindowed reflects the corresponding
change of module current. Since the control algorithm is only concerned with
the relative current change and not the absolute value, vwindowed can provide
enough information for the algorithm to work. vbias is provided by the micro-
controller’s PWM output and can be adjusted by the micro-controller to make
sure it is always slightly smaller than vsense to avoid saturating the differen-
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Figure 4.9: Schematic of the current sensing circuit using a measurement
windowing technique.
tial amplifier output. More details on the implementation of this windowed
sensing technique can be found in [51].
4.3.4 Hardware Prototype
For this discrete design, most parts of the circuit other than the power stage
remain the same as the design with integrated power stage. The component
selection is summarized in Table 4.3. This prototype is built as shown in
Fig. 4.10a. The size of the hardware prototype increases by more than 2
times due to the use of discrete power stage components, but all the essential
components can still fit into the PV module junction box component, as
shown in Fig. 4.10b.
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Table 4.3: Main Component List for DPP Converter with Discrete Power
Stage
Device Model Value Manufacturer
Microcontroller STM32F105 STMicroelectronics
MOSFET CSD18504Q5A Texas Instrument
Linear Regulator KA78L12AMTF Fairchild
Gate Driver FAN7390MX Fairchild
L SER1360-103KL 10 µH Coilcraft
C TMK212BBJ106KG-T 10 µF×4 Taiyo Yuden
Dshift 1SS416CT(TPL3) Toshiba
Cshift 0402 1 nF
Rshift 0402 40 kΩ
Amplifier LMP8602 Texas Instrument
Amplifier OPA188 Texas Instrument
(a) The front side of the test prototype. (b) The prototype fitting in a
junction box.
Figure 4.10: Annotated photograph of the hardware prototype with
discrete power stage.
Table 4.4: Hardware Prototype Specifications for DPP Converter with
Discrete Power Stage
Sub-module Voltage Range 5-20 V
Power Rating (Each converter) 60 W
Switching Frequency 100 kHz




4.4 Future Work on Hardware Design
The purpose of hardware design in this research is to build a platform to
prove the concept of differential power processing and the associated MPPT
control algorithms. Although a very carefully optimized DPP converter is an
essential part of DPP system, it is not the focus of this work at the current
stage. Therefore, there is much space for improvement on the hardware
design.
4.4.1 Power Stage Optimization
The integrated power stage is already optimized by the design of manufac-
turers, but is intended to operate with low duty ratio. An integrated power
stage optimized for medium duty ratio will offer better performance if it
becomes available from a manufacturer. For the discrete power stage, com-
ponents selections are selected based on ease of use, and do not go through
a careful optimization for efficiency. Moreover, it is difficult to precisely pre-
dict the converter loss based on calculation. In practice, several components
should be tested to decide which gives the best performance. A careful re-
design should include these steps and an increase in the converter efficiency
is expected.
4.4.2 Power Line Communication
In current design, the communication between micro-controllers of different
DPP converters is implemented with I2C protocol through an ADuM 1250
isolators. A cost breakdown (please see the appendix) reveals that the isola-
tors take up a very significant portion (about 25%) of the total cost. It also
adds more wires between different PV modules and complicates the instal-
lation. Power line communication techniques can be explored to solve this
problem.
4.4.3 Light Load Operation and Current Limiting
As mentioned above, one advantage of DPP arthitecture is that each DPP
converter only needs to process differential power, which is typically very
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small. Therefore, the converters often operate in light load condition and
suffer from low light load efficiency. A good bidirectional light load opera-
tion scheme (preferably without any need for current measurement) is yet to
be developed. On the other hand, in some extreme case where severe mis-
matches exist between PV submodules, DPP converters may process more
power than an entire submodule. These extreme cases are rare, but should be
considered in the design for the reliable operation of the DPP system. While
the converter can be designed for the worst case power rating, it is preferable
to design the converter for lower rating (average case power rating) and add
a current limiting functionality to handle the worse than average cases. One
possible solution is to measure the inductor current and limit its peak when
it is above a certain threshold. None of the control algorithms developed
in this work consider the scenario when one or more DPP converters hit the
current limit. Therefore, the impact of this potential current limiting scheme
should also be analyzed in the future work.
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CHAPTER 5
A DISTRIBUTED CONTROL ALGORITHM
FOR DPP ARCHITECTURE
In this chapter, we formulate a distributed iterative algorithm which, through
the exchange of information among local controllers, and for a given string
current, maximizes the power extracted from an array of n series-connected
PV sub-modules outfitted with n − 1 DPP converters. We first formulate
the algorithm for a 3-sub-module, 2-DPP system, and then generalize it to
a system of any size.
5.1 Algorithm Formulation for a 3-sub-module, 2-DPP
System
A system comprising two DPP converters and three sub-modules is illustrated
in Fig. 5.1. This system is based on the architecture presented in [2]. Each
DPP is implemented as a bidirectional buck-boost converter that enforces
a voltage ratio between two adjacent PV sub-modules. The PV string is
attached to a central converter (omitted in Fig. 5.1). The control objective




Po = Vo × Io, (5.1)
where Io is the string current, and Vo := V1 + V2 + V3 is the string voltage.
Given an irradiance condition, each PV sub-module has a unique maximum
power point (Vi,max, Ii,max), i = 1, 2, 3. As derived in [14], when each PV
sub-module is operating at its maximum power point, the entire system is
operating at its maximum power point, and the corresponding string current
and the string voltage can be uniquely determined through KCL and KVL







































Figure 5.1: Block diagram of a 3-sub-module, 2-DPP system.
the duty ratios of all DPP converters, D1,max and D2,max, can be uniquely
determined as well. In fact, Io,max, D1,max and D2,max form a group of vari-
ables that fully determine the entire system. Therefore, the control objective
of maximizing Po leads to the task of dynamically tracking the unique com-
bination of (Io,max, D1,max, D2,max) that corresponds to Po,max.
To this end, we separate the setting of Io and Vo into two control loops.
In a relatively slow control loop, the central converter is configured as a
controllable current sink, and it performs a conventional perturb and observe
(P&O) algorithm to seek the string current Io that gives the largest Po. In
the second, relatively fast control loop, all DPPs adjust their duty ratios
in each DPP tracking iteration and it takes many iterations to maximize
Vo. Since the perturbation interval of the central converter is much longer
than the DPP control loop’s time constant (because the DPP converters are
switching at a much higher frequency, as discussed in Chapter 4), at any given
time, the string current Io can be considered temporarily fixed for the DPPs.
Given a fixed Io, it is easy to see that, regardless of the irradiance incident
on each of the sub-modules, maximizing the string voltage Vo, is equivalent
to maximizing Po. As illustrated by the timeline in Fig. 5.2, in the slow
control loop, the central first inverter updates and enforces (“perturb”) a
certain string current value, Io,1. The DPP converters take many iterations
in the fast control loop to maximum string voltage Vo and thus the string
can provide the maximum power possible for this particular Io,1, namely
Po,1. Po,1 is measured (“observe”) by the central inverter to use in its P&O
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maximize Vo (DPP)
update Io (central inverter)
timeI Io,1 o,2Po,1 Po,2 Io,3 Po,3 Io,4
Figure 5.2: Timeline of the “slow” control loop (central inverter) and “fast”
control loop (DPP).
algorithm. Then the central inverter updates (“perturb”) the current to a
to a new value Io,2, the DPP converters maximize the string voltage Vo and
produce the maximum power possible for Io,2, namely Po,2 to be measured
(“observed”) by the central inverter. The difference between Po,1 and Po,2
is used to determine the direction of next string current perturbation. The
slow and fast control loop can repeat this pattern and find the optimal string
current Io,max. In this thesis, we assume that the slow loop implemented in
the central inverter uses a conventional P&O algorithm to seek Io,max, and
we focus on the control algorithm for DPPs in the fast control loop.
In our system architecture, we observe that each DPP has access to mea-
surements of only two of the three sub-module voltages instead of the entire
string voltage. Thus, in order to determine the duty ratios for which Vo
is maximized, we assume that the local controllers of DPP1 and DPP2 can
share information through neighbor-to-neighbor communication; this can be
described by a directed graph, as shown on the right of the block diagram
in Fig. 5.1. Then, we tailor the distributed optimization algorithm in [52] to
our setting. [The reader is referred to the Appendix for a brief overview on
the mathematics of this algorithm.]
The control objective described above can be written as
maximize
D1,D2
Vo(D1, D2) = V1(D1, D2) + V2(D1, D2) + V3(D1, D2),
where D1 and D2 are the duty ratios of DPP1 and DPP2, respectively. Then,
the maxima of the function Vo(D1, D2) can be found by setting its gradient
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to zero, i.e.,












































where D∗1 and D
∗
2 are the respective duty ratios of DPP1 and DPP2 that
correspond to the maximum power point. To find D∗1 and D
∗
2, the local
controller of each DPP iteratively adjusts its duty ratio based on (i) local
voltage measurements, (ii) state variables maintained locally, and (iii) vari-
ables maintained by neighboring DPPs. Let k = 1, 2, . . . index the iterations
performed by every DPP, and let x1[k], x2[k] be state vectors maintained by
the local controllers of DPP1 and DPP2, respectively. For DPP1, the entries
of x1[k] are D1[k]—the actual duty ratio of DPP1, and Dˆ1,2[k]—DPP1’s esti-
mate of the duty ratio of DPP2. Similarly, for DPP2, the entries of x2[k] are
Dˆ2,1[k]—DPP2’s estimate of the duty ratio of DPP1, and D2[k]—the actual
duty ratio of DPP2. Furthermore, let z1[k] and z2[k] be ancillary state vec-
tors maintained by the local controllers respectively; unlike x1[k] and x2[k],
these ancillary states do not correspond to any physical variable. For the



















Then, at each iteration, the variables are updated as
x[k + 1] = (I4 − δL˜)x[k]− δL˜z[k] + δγu[k], (5.5)
z[k + 1] = z[k] + δL˜x[k], (5.6)








is the Laplacian matrix of the graph representing the exchange of informa-
tion between local controllers as depicted in Fig. 5.1, and “⊗” denotes the
Kronecker product of L and I2 (see, e.g., [53]); δ and γ are parameters that
can be used to tune the algorithm (we will discuss this matter in detail in





























with ϕ1 and ϕ2 defined respectively as







V2(D1, D2) + V3(D1, D2).
From the above discussion, we see that the update of DPP1’s states, x1[k +
1] and z1[k + 1], depends on its own states, x1[k] and z1[k], the states of
its neighbor, x2[k] and z2[k], and the partial derivatives of the sub-module
voltages that DPP1 is directly attached to, i.e., u1[k]. In this regard, while
the necessary information that each DPP converter needs for updating (5.5)
and (5.6) can be acquired through neighbor-to-neighbor communication, in
order to obtain ui[k], each DPPi must estimate the partial derivatives of the
ϕi(·) function. To perform this estimation, at every iteration, each DPPi
alternatively perturbs its duty ratio by a fixed small amount, ∆Di, while
both local controllers observe the sub-module voltages; the timeline of this
process is depicted in Fig. 5.3. After both local controllers have observed the
results of each perturbation, and upon receiving the necessary information





, i, j = 1, 2, and update their respective state variables. After
k = m iterations, for m sufficiently large, we have that D1[m] ≈ D∗1 and
D2[m] ≈ D∗2; thus the string voltage is maximized and the maximum power
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∆ϕ1 ⇒ ∆ϕ1∆D1 ≈
∂ϕ1
∂D1




Computed by converter 1
Computed by converter 2
∆D2
{
∆ϕ1 ⇒ ∆ϕ1∆D2 ≈
∂ϕ1
∂D2




Figure 5.3: Timeline of distributed perturb and observe for the
3-sub-module, 2-DPP system.
Figure 5.4: Simplified flowchart of the proposed algorithm for the
3-sub-module, 2-DPP system.
is extracted from the system at a given string current Io. The fast control
loops continue tracking the maximum power and once the slow control loop
update Io to a new value, the fast control loop will track the new condition.
Note that although it seems from Fig. 5.4 that the two control loops are
synchronized, they are actually not. As long as the time interval of the
slow control loop is much larger than that of the fast control loop such that
the fast control loop can take a large number of iterations (more than 100)
during each slow control loop P&O interval, the two control loops can operate
independently with respect to each other.
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5.2 Algorithm Formulation for an n-sub-module,
(n-1)-DPP System
For a system of n sub-modules and n−1 DPP converters, the communication
graph of which is shown in Fig. 5.5, we define the state vector, and the
ancillary state vector of the entire system as
x[k] =
[





z1[k] z2[k] . . . zi[k] . . . zn−1[k]
]T
, (5.9)
where xi[k] and zi[k], i = 1, 2, . . . , n− 1, are state vectors maintained by the
local controller of DPPi. Each local controller maintains an estimate of the
duty ratios of all other DPPs in addition to its own; thus, xi[k] consists of
Dˆi,j[k], i, j = 1, . . . , n− 1, i 6= j and Di[k], i.e.,
xi[k] =
[





zi,1[k], zi,2[k], . . . , zi,n−1[k]
]T
.




































Vi+1(D), 1 < i < n− 1,
1
2
Vi(D) + Vi+1(D), i = n− 1.
(5.12)

























Figure 5.5: Graph of an n-sub-module, (n-1)-DPP system.
as
x[k + 1] = (I(n−1)2 − δL˜)x[k]− δL˜z[k] + δγu[k], (5.13)
z[k + 1] = z[k] + δL˜x[k], (5.14)
where I(n−1)2 is the (n− 1)× (n− 1) identity matrix; L˜ = L⊗ In−1, where L
is now the Laplacian matrix of the graph in Fig. 5.5:
L =

1 −1 0 . . . . . . 0
−1 2 −1 0 . . . 0
0 −1 2 −1 . . . ...
...
. . . . . . . . . . . .
...
...
. . . . . . −1 2 −1
0 · · · · · · · · · −1 1

.
By inspecting (5.13) and (5.14) for the n-sub-module case, it is easy to
see that the state of DPPi at instant k + 1, xi[k + 1] and zi[k + 1], depends
on its own state at instant k, xi[k] and zi[k]; the states of its neighboring
DPPs at instant k, i.e., xi−1[k], zi−1[k], xi+1[k], zi+1[k], all of which can be
acquired through the neighbor-to-neighbor communication; and ui[k], which
is approximated by DPPi as
∆ϕi(D)
∆D
. Similar to the 2-DPP case, after k = m
iterations, for m sufficiently large, we have Di[m] ≈ D∗i , i = 1, 2, . . . , n−1.
Note that although the algorithm update functions are compactly written
in matrix form in (5.13) and (5.14), the actual data storage and computa-
tion is distributed among the DPPs. To understand how this algorithm is
distributed, consider DPPi (node i) in Fig. 5.5 as an example. DPPi locally
stores and updates vector xi[k] and zi[k] that are part of (5.8) and (5.9),
respectively. For the computation performed by DPPi, only the i
th row of
Laplacian matrix L (representing the information exchange of DPPi with its
closest neighbors) is relevant. If we expand (5.13) and (5.14), and write down
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only the part needed to compute xi[k + 1], we obtain that
xi[k + 1] = δxi−1[k] + (1− 2δ)xi[k] + δxi+1[k] + δzi−1[k]
− 2δzi[k] + δzi+1[k] + δγui[k],
zi[k + 1] = zi[k]− δxi−1[k] + 2δxi[k]− δxi+1[k],
which illustrates that the computation of xi[k+1] can be performed indepen-
dently by DPPi as long as this DPP converter has access to the state of its
closest neighbors (this is achieved in practice through neighbor-to-neighbor
communications). Other states of the system are irrelevant to DPPi’s com-
putation. A similar conclusion applies to other DPP converters; therefore,
each DPP converter performs only part of the update computation relevant
to itself, and thus the proposed algorithm is distributed.
5.3 Mathematical Background
In this section, a brief introduction to the mathematical background of our
proposed algorithm is presented; the reader is referred to [52] for a more
detailed account. While [52] derives the algorithm in the continuous-time
framework, the algorithm proposed in this work presents the discrete-time
counterpart.
To derive the algorithm, we will start in the continuous-time framework
and discretize the resulting dynamics afterwards. Consider a network with
n nodes, i.e., v1, v2, . . . , vn, whose communication topology can be described
by a strongly connected digraph G, and each node vi, i ∈ {1, . . . , n} has a
continuously differentiable and convex function f i that is only available to




f i (xo) (5.15)
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f i (xi) , (5.16)
subject to L˜x = 0n, (5.17)
where L˜ = L⊗ In; L is the Laplacian Matrix representing G, In is the n× n
identity matrix, and “⊗” represents Kronecker product of L and In; 0n is
the n-dimensional all-zero vector; xi is node vi’s estimate of the solution to
(5.15), and x is a vector containing estimates from all nodes, i.e.,
x = [xT1 , x
T




Then this constrained optimization problem can be solved using augmented
Lagrangian method, i.e.,




where zT is the estimate of the Lagrange multiplier. To solve (5.19), we need
to find the point (x∗,z∗) that sets the gradient of F (x, z) to zero, which we
can obtain through the following dynamics:
x˙+ L˜x+ L˜z = −∇f˜(x), (5.20)
z˙ = L˜x. (5.21)
As (5.20) and (5.21) converge to the equilibrium point (x∗,z∗), x∗ is the
solution to (5.16), and x1 = x2 = · · · = xn in (5.18) is the solution to the
original problem in (5.15).
In our specific DPP system setting, the control objective is
maximize
D1,...,Dn
V (D1, . . . , Dn) =
n∑
i=1
Vi (Di) . (5.22)
This control objective has the same separable structure as (5.15); thus we
can tailor the algorithm in (5.20) and (5.21) to our setting. To this end, we
61
discretize (5.20) and (5.21) using the forward rectangular rule, i.e.,
x˙ =
x[k + 1]− x[k]
δ
, z˙ =
z[k + 1]− z[k]
δ
. (5.23)
Then by defining u = −∇f˜(x), and substituting it and the expression in
(5.23) into (5.20) and (5.21), we obtain that
x[k + 1] = (I(n−1)2 − δL˜)x[k]− δL˜z[k] + δu[k], (5.24)
z[k + 1] = z[k] + δL˜x[k]. (5.25)
After introducing the tuning parameter γ to (5.24) and (5.25), we arrive at
(5.13) and (5.14) as presented above.
5.4 Discussion on Algorithm Characteristics
In this section, we consider a 6-sub-module, 5-DPP system as an example,
and illustrate via computer simulations the characteristics of the proposed
algorithm in terms of (i) update function parameter tuning, (ii) communica-
tion topology, and (iii) reconfiguration after communication failure.
5.4.1 Choice of Tuning Parameter γ
In (5.5), the parameter γ determines the influence that the input vector u[k]
has on the state vector x[k]. Typically a relatively large value of γ renders
a shorter response time but larger transient overshoot of duty ratios. As an
example, Fig. 5.6a and Fig. 5.6b shows the duty ratio of a 6-sub-module,
5-DPP system evolving over time with different values of γ in the update
function; the normalized irradiance profile used in this example is as follows
{100%, 100%, 100%, 100%, 100%, 100%}
t=4 s−→ {100%, 100%, 80%, 80%, 50%, 50%}
t=6 s−→ {100%, 100%, 100%, 80%, 50%, , 50%}
t=8 s−→ {100%, 100%, 100%, 100%, 100%, 100%}, (5.26)
62














D1 D2 D3 D4 D5
(a) γ = 0.001.














D1 D2 D3 D4 D5
(b) γ = 0.01.
Figure 5.6: Evolution of duty ratios computed by the distributed algorithm
with fixed γ for a 6-sub-module, 5-DPP system.
with step changes occurring at t = 4 s, 6 s, 8 s as indicated. As shown in
Fig. 5.6a and Fig. 5.6b, for different values of γ, the algorithm converges
to the same steady-state value after each irradiance change. Compared to
other transients, the duty ratio overshoot is very large at a “cold start”,
which corresponds to t = 0 s in Fig. 5.6b. [At “cold start”, the algorithm
is just activated without receiving any information of the system.] Although
the entries of x[k] can be initialized to 0.5, the entries of z[k] can only be
initialized to 0. Since z[k] is intended to balance the input vector u[k] in
(5.5), the state vector x[k] is very sensitive to u[k] when z[k] is small; in
this case, a smaller γ is preferable to suppress the overshoot. Note that
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the slow convergence resulting from this small γ is not a problem since, in
the field, “cold start” conditions correspond to turning on the DPP system,
which typically happens only once per day. Once the system converges and
z[k] reaches steady state, a small γ is undesirable due to its slow response,
and a larger γ can be used for faster tracking upon irradiance changes (also
referred to as “hot start”). Duty ratio overshoot in a “hot start” condition is
typically small despite a large γ since the z[k] has already reached a steady
state value. Therefore, some on-line tuning scheme for γ can be incorporated
in the algorithm to improve its convergence properties; next, we discuss one
such scheme.
To develop a method for smoothly changing the value of γ without in-
troducing any disturbance to the duty ratio, we first note that after the
algorithm converges to a steady state value, we have that
x[k + 1] = x[k] = x∗, (5.27)
z[k + 1] = z[k] = z∗. (5.28)
Substituting (5.27) and (5.28) in (5.13) and (5.14), respectively, yields
L˜z∗ = γu∗, (5.29)
L˜x∗ = 0, (5.30)
which suggests that scaling γ and z∗ by the same multiplicative constant
does not affect the equilibrium point of the algorithm. Therefore, the on-line
tuning scheme can modify γ without introducing a disturbance on the duty
ratio as long as z[k] is simultaneously changed by the same scaling factor;
Fig. 5.7 illustrates the response of a 5-DPP system after such a tuning scheme
is applied. The system “cold starts” with a small γ, and modifies the value
of γ at t = 3 s without any noticeable disturbance to the duty ratios. The
work in [54] presents the result of long-term measurement illustrating the
transient effects of irradiance changes in solar PV applications, which can be
used in the selection of γ for a suitable balance between speed and accuracy.
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t=3s−→ γ = 0.01
D1 D2 D3 D4 D5
Figure 5.7: Evolution of duty ratios computed by distributed algorithm
















Figure 5.8: Graph of a 6-sub-module, 5-DPP system with redundant
communications.
5.4.2 Impact of Communication Topology on Convergence
Speed
The convergence speed of the algorithm can be improved by modifying the
communication topology; Fig. 5.8 illustrates a directed graph representing
the communication topology of a 6-sub-module, 5-DPP system. The same
irradiance pattern in (5.26) is applied to the 6 sub-modules. By relying
only on neighbor-to-neighbor communication (as captured by the solid line
in Fig. 5.8), the evolution of duty ratios is relatively slow as has already been
shown in Fig. 5.7. If redundancy is introduced to the communication topol-
ogy, e.g., each DPP can communicate with its second closest neighbor(s) in
addition to its direct neighbor(s) (as captured by the dashed line in Fig. 5.8),
the convergence speed can be accelerated (as in Fig. 5.9) and the proposed
algorithm can be easily adapted to accommodate this change. We only need
to modify the Laplacian matrix L in the update functions in (5.13) and (5.14)
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Communication with Closest and Second-closest Neighbors
D1 D2 D3 D4 D5
Figure 5.9: Evolution of duty ratios computed by distributed algorithm
with redundant communications.
to reflect the new communication topology, which in this case is given by
L =

2 −1 −1 0 0
−1 3 −1 −1 0
−1 −1 4 −1 −1
0 −1 −1 3 −1
0 0 −1 −1 2
 . (5.31)
Besides L, no further modification to the algorithm is necessary. As il-
lustrated in Fig. 5.9, the extra communication links significantly improve
convergence speed. Further simulation indicates that as we add more com-
munication links, the convergence speed of the algorithm further increases.
Although it seems that additional communication hardware is required in
the real system to introduce the modification as discussed above, this is not
really the case. As introduced in Chapter 4, our hardware design, which
integrates 3 DPPs on one printed circuit board (PCB), readily lends itself to
the communication topology in which each DPP can communicate with at

















Figure 5.10: Graph of a 6-sub-module, 5-DPP system with communication
failure.
5.4.3 Impact of Communication Topology on Reliability
As shown in [52], the proposed distributed algorithm converges to the op-
timal solution as long as the directed graph describing the communication
topology remains strongly connected. Therefore, when the communication
topology has redundancy, the algorithm can be reconfigured to work un-
der communication link failures. Consider the 6-sub-module, 5-DPP system
again with the communication topology shown in Fig. 5.10. Each DPP is
communicating with its first and second closest neighbors. The Laplacian
matrix of this graph is given in (5.31). If a communication link fails as illus-
trated by the dashed lines in Fig. 5.10, and this failure is detected by the local
controllers of the DPPs on each end of the link, the two controllers involved
can simply reconfigure the algorithm by modifying the corresponding row of
the Laplacian matrix used in their update function to reflect this change in
the communication topology. Thus, the new Laplacian matrix is given by
L =

1 −1 0 0 0
−1 3 −1 −1 0
0 −1 3 −1 −1
0 −1 −1 3 −1
0 0 −1 −1 2
 ; (5.32)
note that only the first and third row in the Laplacian matrix change. This
change is completely local to the two DPPs on the ends of the failed com-
munication link, i.e., DPP1 and DPP3, and affects only the update functions
of these two DPPs. The update functions for other DPPs remain the same
and continue to perform MPPT, since other rows of the Laplacian matrix do
not change. If another communication failure occurs after the first one, e.g.,
as illustrated by the dotted line in Fig. 5.10, the Laplacian matrix can be
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Figure 5.11: Evolution of duty ratios computed by distributed algorithm
with communication failure reconfiguration.
modified again; this results in
L =

1 −1 0 0 0
−1 3 −1 −1 0
0 −1 2 0 −1
0 −1 0 2 −1
0 0 −1 −1 2
 . (5.33)
Figure 5.11 illustrates the simulation result of this reconfiguration assuming
unchanged irradiance pattern and the aforementioned communication link
failures happening at t = 4 s and t = 7 s, respectively. As the simulation
shows, after each communication failure, our algorithm is able to restore the
duty ratio back to the optimal value after a short transient.
5.5 Practice Considerations for Algorithm
Implementations
In simulation, the control algorithm can be directly implemented in Matlab in
a relatively straightforward way. However, when implementing the algorithm
in micro-controller, special care should be taken to avoid practical issues as
highlighted below. The complete information on implementing the control
algorithm can be found in the appendix.
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5.5.1 Measurement Noise
The micro-controller uses an analog-to-digital converter (ADC) to sample
the PV module voltage and converter it into a digital representation. In
practice, the ADC will pick up some noise both from the power converter
circuit and the micro-controller itself. To reduce noise in the measurement, in
the hardware aspect, a low pass filter should be carefully designed to reduce
the noise coupled from the power converter. The cut-off frequency of the
low pass filter should be low enough to reject the switching noise from the
converter, but also high enough to measure the voltage change due to MPPT
control algorithm perturb action. The analog part of the micro-controller
should be powered separately from the digital part (ideal from a dedicated
linear regulator), and the analog ground should also be separated from the
digital ground. In the software aspect, for one measurement, if the time
allows, the program should take multiple ADC samples and average them.
5.5.2 Numerical Representation
Compared to a computer, the micro-controller has very limited computing
capability. To perform the time-critical control task, the control algorithm
has to be modified to reduce the computation requirement. In particular,
the update equations developed in Chapter 5 are naturally represented in
floating point numbers. However, the micro-controller computes floating
point numbers much slower than fixed point numbers (integers). Moreover,
the ADC measurements are represented by a 12-bit integer, and the duty
ratio command written to the micro-controller PWM is also a 16-bit integer.
For these reasons, it would be very desirable if all the calculation is done
with integers. To do that, we can scale up the variables (u[k], x[k] and z[k]
in (5.13) and (5.14)) to a suitable, and scale the parameters in the update
equations accordingly as well. The goal of the scaling is that all the variables
and parameters are represented in integers with reasonable precision, such
that they can be implemented as integer arithmetic in the micro-controller. In
fact, with the scaling, multiple ADC samples (to reduce measurement noise)
can be summed but not averaged (not divided by the number of samples).
The update function will not be affected if the parameters in the update
function are scaled accordingly. Since fixed number arithmetic can be carried
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out much faster than floating point arithmetic, this scaling technique can save




EXPERIMENT VERIFICATION OF THE
DISTRIBUTED CONTROL ALGORITHM
In this chapter, the experiments performed to verify the proposed distributed
control algorithm are presented. The experimental setup is introduced, fol-
lowed by three case studies that compare the simulation result and experi-
mental result to verify the effectiveness of the control algorithm.
6.1 Experimental Setup
To verify the proposed MPPT algorithm, the indoor experimental setup
shown in Fig. 6.1 was developed. A power supply (HP 6631A) was connected
in parallel with each PV sub-module to replicate the photo-generated current,
providing an output I-V characteristic similar to the one that would result
if the PV sub-module were to be illuminated by sunlight. Details about this
method to conduct a repeatable indoor PV experiment can be found in [55].
Five DPPs implemented on 2 prototype boards (the prototypes with inte-
grated power stage were used) were connected in parallel with a string of six
PV sub-modules. Three of them are from a SunmoduleTM SW 235 Poly PV
modules, and the other three are from a SolarWorld SunmoduleTM SW 245
Poly PV modules. These two modules are of the same series, which means
they are manufactured in the same process, but they are rated for 235W and
245W respectively, which means their inherent characteristics are different
due to the variation in the manufacturing process. The manufacturer bins
them into different PV module models and sells these modules separately. In
the field, typically only modules of the exact same model are used together,
which may impose a logistics challenge in practice. In this experiment, we
want to prove that DPP can compensate for the mismatch between PV sub-
modules such that the PV manufacturers can perform a less stringent binning
process or no binning at all, and thus reduce manufacturing cost of the PV
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modules. Therefore, these two different PV modules are chosen intentionally
to emulate such a scenario. In theory, if we choose PV modules with even
larger power rating difference, the power yield improvement with DPP will be
even more significant. In practice, the mismatch produced by manufacturing
variations is within a relatively small range, so the selection of PV modules in
the setup can represent the general case. Besides, an electronic load (Agilent
6060B) acted as a central converter and controlled the string current. Two
digital multimeters (Agilent 34401) were used to measure the string voltage
and current. All power supplies, digital multimeters and the electronic load
communicated with a computer through a GPIB interface. Micro-controllers
on the two prototype boards communicated with each other and with the
same computer through an I2C interface. Note that for the following tests of
the proposed distributed algorithm, the computer only received information
from the micro-controllers for data logging and diagnostic purposes. The
distributed algorithm, including data exchange and synchronization at each
iteration, is fully implemented in the micro-controllers.
In the experiments, the current limits of the power supplies were set to
certain percentages of the sub-modules’ nominal short-circuit current to em-
ulate the corresponding percentage of irradiance (e.g., a combination of 5 A,
4 A and 2.5 A was used to emulate an irradiance profile of 100%, 80% and
50% normalized value). For a given irradiance mismatch scenario, the string
current was kept fixed at a certain value by the electronic load to emulate
the behavior of a central inverter during its P&O interval. The evolution of
duty ratios of all DPPs, along with the string current and voltage after the
convergence of the algorithm, was recorded by the computer.
6.2 Case Studies
In this section, we verify the effectiveness of the proposed distributed algo-
rithm through three case studies. We first present and compare simulation
and experimental results from the simplest 2-DPP system to illustrate its ba-
sic features. Then, we focus on the experimental result of a six-sub-module
5-DPP system and analyze its tracking efficiency. Finally, we demonstrate
the scalability of the algorithm by presenting simulation results for a system






































Figure 6.1: Experimental setup.
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Figure 6.2: I-V characteristics of 3 sub-modules with 100%, 80%, 50%
normalized irradiance.
6.2.1 2-DPP system
To study the simplest 2-DPP case, we conducted experiments on the setup
discussed above, but with only 3 sub-modules and compared the data with
a MATLAB simulation. We set the irradiance pattern, string current, and
initial duty ratios to be the same in the experiment and simulation, and
recorded the evolution of the states of the algorithm. This test was per-
formed for different conditions, and we found good matching between the
simulation and the experimental data. For example, we set up a condition
with 100%, 80%, 50% normalized irradiance on sub-modules 1, 2 and 3, re-
spectively (Fig. 6.2 shows the measured corresponding I-V curves); addition-
ally, the string current was set to the current that corresponds to the global
maximum power for this irradiance condition. Fig. 6.3a shows the evolution
of the simulated duty ratios for this condition; Figure 6.3b shows the evo-
lution of the duty ratios computed using the experimental setup with the
same condition. As the figure shows, the state variables in both simulations
and experiments quickly converge and roughly follow the same trajectory
(also note that the duty ratios D1[k] and D2[k] settle to the same value as
corresponding duty ratio estimates Dˆ1[k] and Dˆ2[k]). To verify that the al-
gorithm converges to the correct value, on the experimental setup, we also
executed the centralized MPPT algorithm in [2], and recorded its duty ratio
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D1[k] Dˆ1[k] D2[k] Dˆ2[k]
(a) Simulation result.













D1[k] Dˆ1[k] D2[k] Dˆ2[k] Dref1 Dref2
(b) Experimental result.
Figure 6.3: Evolution of duty ratios computed by distributed algorithm for
a 2-DPP system with irradiance pattern of 100%, 80%, 50%, Istring = 3.3A,
δ = 0.1 and γ = 0.003. Experimental result of the evolution of the
centralized algorithm proposed in [2] is also plotted in dotted lines in as a
benchmark reference for the final value after convergence.
evolution as a benchmark (i.e., Dref1 and Dref2 in Fig. 6.3b). The final duty
ratios of the proposed algorithm are almost identical to those of the central-
ized MPPT algorithm. Tests of other irradiance patterns and string current
exhibited similar results.
6.2.2 5-DPP system
Similar to the 2-DPP case, we tested the proposed algorithm on a 5-DPP
system for different conditions. Figures 6.4a and 6.4b show one example of
the simulation and experimental result for the same conditions and initial
75
duty ratios. Note that among all the state variables, only the actual duty
ratios Di[k], i = 1, 2, . . . , 5, are plotted (the corresponding Dˆi[k]s are omit-
ted). Along with the distributed MPPT algorithm, the centralized MPPT
algorithm proposed in [2] was also executed, and its evolution is plotted in
Fig. 6.4b as a benchmark. Note that in both the 2-DPP and the 5-DPP
systems, states in simulation and experiment follow very similar trajectories
but do not converge to exactly the same final values; this is primarily due to
two reasons. First, the simulation does not take into account the converter
power losses. Second, as we used two types of PV modules in the experiment
to emulate modules with less stringent binning, there is some variation in the
I-V curves of the six sub-modules, which is not captured in the simulation.
At the same time, it is evident that the proposed algorithm and the cen-
tralized MPPT algorithm converge to the same final value. However, due to
the noise in the voltage measurements, the duty ratio values still have small
variations after convergence. With a smaller value of γ in (5.13), the varia-
tion around the steady-state value can be significantly reduced as Di[k] is less
dependent on ui[k], but the algorithm will take more iterations to converge
to the steady state value, as shown in Fig. 6.4c, which is consistent with
the analysis in Section 5.4.1. In terms of hardware related issues, the noise
in the voltage measurements can be reduced by averaging multiple reading,
or filtering with larger capacitors at the ADC pins. However, both of these
methods will increase the time needed for each iteration, and slow down the
convergence of the algorithm. Similar to the choice of γ, the choice of δ in
(5.13) and (5.14) can also be increased to speed up the convergence of the
algorithm. However, δ represents a trade-off between speed and stability
of the algorithm. Because the system is highly non-linear, δ can only be
determined empirically, and we found δ should be kept smaller than 0.1 to
guarantee stability in most scenarios.
To further verify that the proposed algorithm effectively tracked the max-
imum power point, we measured the tracking efficiency, defined as the ratio
of the actual power extracted to the maximum power of each sub-module
for a given irradiance. To acquire the actual power extracted from each
sub-module, we used two digital multi-meters (Agilent 34401) to perform
synchronized, fast (0.006 NPLC) measurements on the current and voltage
of each sub-module after the algorithm converged (the algorithm was kept
running), so the tracking efficiency losses due to duty ratio perturbations,
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D1[k] D2[k] D3[k] D4[k] D5[k]
(a) Simulation result, γ = 0.002.













D1[k] D2[k] D3[k] D4[k] D5[k]
Dref1 Dref2 Dref3 Dref4 Dref5
(b) Experimental result, γ = 0.002.













D1[k] D2[k] D3[k] D4[k] D5[k]
Dref1 Dref2 Dref3 Dref4 Dref5
(c) Experimental result, γ = 0.0004.
Figure 6.4: Evolution of duty ratios computed by distributed algorithm for
a 5 -DPP system with irradiance pattern of 100%, 100%, 80%, 80%, 50%,
50%, Istring = 3.3A, δ = 0.1 and different γ. Experimental result of the
evolution of the centralized algorithm proposed in [2] is also plotted in
dotted lines as a benchmark reference for the final value after convergence.
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Table 6.1: Duty Ratio Comparison and Tracking Efficiency after Algorithm
Convergence
Irradiance Pattern 100%, 100%, 80%, 80%, 50%, 50% 100%, 100%, 100%, 100%, 100%, 100%
Centralized MPPT Duty Ratio 0.503, 0.503, 0.508, 0.497, 0.503 0.499, 0.500, 0.502, 0.496, 0.501
Distributed MPPT Duty Ratio 0.502, 0.502, 0.510, 0.497, 0.504 0.499, 0.499, 0.502, 0.496, 0.501
Actual Sub-module Power [W ] 45.42, N/A, 35.33, 36.59, N/A, 22.34 45.16, N/A, 44.96, 45.99, N/A, 46.54
Maximum Sub-module Power [W ] 45.89, 45.63, 35.56, 36.67, 21.43, 22.35 45.89, 45.63, 45.39, 46.06, 45.00, 46.71
Tracking Efficiency 98.98%, N/A, 99.35%, 99.78%, N/A, 99.95% 98.41%, N/A, 99.05%, 99.85%, N/A, 99.63%
switching ripples and other transients could be taken into account in these
measurements. The measurements were performed 100 times continuously.
Sub-module power was calculated from each pair of current and voltage mea-
surements, and averaged over the 100 times. On the other hand, to acquire
the maximum sub-module power, an output voltage sweep was performed
on each sub-module under the same irradiance, and the maximum output
power was recorded. The resulting tracking efficiency was calculated as in
in Table 6.1 for a few cases. Note that as introduced in Section 6.1, the six
sub-modules used in the experiment were from two PV modules. Due to the
internal wiring of the PV modules (three sub-modules connected in series in
the junction box), the current of the sub-module in the middle of each PV
module was inaccessible, i.e., the current of sub-module 2 and sub-module 4
could not be directly measured when the algorithm was running. Therefore,
we only measured the power extracted from the other sub-modules.
6.2.3 31-DPP system
To demonstrate the scalability of the proposed distributed MPPT algorithm,
we extended the simulation to model a system with 32 sub-modules and 31
DPPs. The evolution of the duty ratios found by each of the DPP local con-
trollers using the distributed algorithm is shown in Fig. 6.5, for randomly cho-
sen initial conditions, and for an irradiance pattern in which all sub-modules
receive 100% irradiance. As Fig. 6.5 shows, the algorithm converges to the
expected solution wherein the duty ratios are Di = 0.5, i = 1, . . . , n − 1.
While more iterations are required for a larger system to converge from a






in (5.11), are effectively zero when i and j are far apart. This allows paral-
lelization of DPP duty ratio perturbations to speed up the convergence; we
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Figure 6.5: Evolution of duty ratios computed by distributed algorithm for
31-DPP simulation with 100% irradiance on all sub-modules and random
initial duty ratios.
plan to explore this idea in future work.
6.3 Conclusion and Future Work
The simulation and experimental results for the 2-DPP system and the
5-DPP system match well with each other. The simulation result is validated
and the experiment also proves the effectiveness of the proposed control algo-
rithm. The simulation result of the 31-DPP system confirms the scalability
of this approach. Although the experimental result seems promising, much
work still needs to be done to improve this algorithm. Some of the important
future work is summarized below.
6.3.1 Algorithm Parallelization
As mentioned above, the fact that converters far away from each other have
limited effect on each other allows the possibility of speeding up the algorithm
through parallelization. The update function (5.13) and (5.14) can simply
drop far away turns or use some estimates. This can relax the requirement
that all DPP converters have to perturb in sequence in a synchronous man-
ner and allow converters far apart from each other to perturb in parallel.
While this will speed up the algorithm, it will have a negative impact on
the precision of maximum power point tracking. Therefore, the effect of
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parallelization has to be analyzed carefully before applying it in the system.
6.3.2 Field Test
Although the experimental result proves the effectiveness of the algorithm in
a laboratory setting, the final test of the algorithm is to work in the real field
and measure how much energy yield improvement is provided by the use of
DPP. The field test condition poses great challenges to the hardware proto-
type. The hardware needs to be made reliable, easy to install and monitor,
which has not been considered in the current version of the hardware design.
Besides the converter hardware, a monitoring setup has to be established to
collect data from the converters and PV modules under test. The setup has
to be robust in the outdoor environment and easy to use and repair. All of




ALGORITHM FOR DPP ARCHITECTURE
IN A MICRO-INVERTER SYSTEM
In this chapter, the work on merging DPP into a micro-inverter system is
presented. This work is different from the previous discussion where DPP
is applied in a long PV string typically found in utility scale applications.
Instead, this application typically involves only three PV submodules and
a micro-inverter instead of a central inverter. This new application creates
a very different set of constraints in the DPP system, and thus is specially
considered in this chapter.
7.1 Application Background and Requirement
As introduced in Chapter 2, large PV arrays with DPP converters and a
central inverter are well suited to utility scale PV systems. At the same
time, micro-inverters are a popular solution for residential PV installations,
where the environment is more complicated and thus the partial shadings
and other types of mismatch are more frequent and severe. However, cur-
rent micro-inverter configurations do not compensate for mismatch between
sub-modules. When partial shading exists between submodules, the micro-
inverter cannot exact maximum power from all sub-modules, and its max-
imum power point tracking algorithm might be trapped in one of the local
maxima.
To compensate for mismatch between sub-modules, there are a few possi-
ble solutions. The first is to make a submodule level micro-inverter, which
is never used as the dollar per watt cost of this solution can be prohibitively
high. A more viable solution is a submodule DC optimizer, but a DC opti-
mizer has to process the full power of each sub-module, and the shortcoming
of this solution has been analyzed in Chapter 2. In a DC optimizer system,
the system efficiency cannot be higher than the DC converter efficiency, so
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the overall system efficiency is limited.
To improve the power yield of micro-inverters, in this work, a DPP so-
lution is proposed to seamlessly combine commercial micro-inverters with
DPP converters to address sub-module mismatch while introducing minimal
additional hardware cost. The control scheme required to interface DPP
converters with a micro-inverter to perform sub-module level MPPT is also
analyzed. The operation principle and control algorithm for DPP have been
explored in previous chapters and by other literature [2,16,17,21] in the con-
text of a long PV array with multiple modules. For such a system, as men-
tioned in Chapter 2, there always exists a trade-off between precise MPPT
and different aspects of the control overhead. For example, [21] presents
a distributed algorithm to perform MPPT but requires local current mea-
surement at the sub-module level, which may introduce extra power losses.
Alternatively, the distributed algorithm presented in Chapter 5 requires no
local current measurement but relies on neighbor-to-neighbor communication
between DPP converters. On the other hand, the control schemes presented
in [16, 17] require minimal control overhead, but perform only near MPPT
without seeking the true maximum power point. While the aforementioned
trade-off is fundamental for a system with a large PV array, it is not the case
for a micro-inverter system. As will be shown in this chapter, in a micro-
inverter system where the length of the PV string is limited to only three
sub-modules, the control algorithm for true MPPT can be implemented with
very little additional overhead.
7.2 Control Algorithm Formulation
Figure 7.1 provides a schematic of our proposed solution for the micro-
inverter system with DPP converters. In the implementation considered
here, the DPP converters are bidirectional buck-boost converters that en-
force a desired voltage ratio between neighboring sub-modules to adjust the
operating point of sub-modules to their maximum power point voltage. When
mismatch exists between sub-modules, the DPP converters manage the dif-
ferential power during this process. At the same time, most micro-inverters
run module-level MPPT based on a voltage-referenced perturb and observe
(P&O) algorithm, in which the micro-inverter temporarily enforces a certain
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PV module voltage Vm. Therefore, the micro-inverter can be considered a
controlled voltage source. When the micro-inverter executes its P&O algo-
rithm, it perturbs the module voltage periodically, observes the resulting PV
module current and calculates the change in the PV module output power
to decide the direction of the next voltage perturbation. While it may ap-
pear at first glance that significant coupling exists between the operation of
the micro-inverter and that of the DPP converters, this is not the case in
practice. As shown in Chapter 4, the DPP converters can be designed to
operate at a high switching frequency (on the order of hundreds of kHz), and
thus have a much smaller time constant than the perturbation interval of Vm
(typically on the order of hundreds of Hz). For the DPP converters, the PV
module voltage can be considered temporarily fixed by the micro-inverter at
any given time. Since the power output of the PV module is
Pm = Vm × Im, (7.1)
with a given module voltage, the power output of the PV module is max-









































Figure 7.2: Visualization of the module current Im as a function of DPP
converter duty ratios (D1, D2) with a normalized irradiance profile of 100%,
80%, 50% on three PV sub-modules and module voltage fixed at 30V.
between sub-modules. In this case, for given environmental conditions (irra-
diance, temperature, etc.), the module current is only a function of the duty
ratios of the two DPP converters, (D1, D2), i.e.,
Im = f(D1, D2). (7.2)
Therefore, for a temporarily fixed Vm, the control problem for the DPP con-
verters can be simplified to
maximize Im(D1, D2), (7.3)
subject to V1 + V2 + V3 = Vm.
As an example, Fig. 7.2 shows a simulation result that visualizes Im as a
function of (D1, D2) in a contour plot with a normalized irradiance profile
of 100%, 80%, 50% on the three sub-modules of one PV module. It is clear
from Fig. 7.2 that this function Im = f(D1, D2) has only one maximum.
This property can also be verified by studying the concavity of the function,
which holds as long as the I-V curve of each sub-module is concave.
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Figure 7.3: Flow chart of the control algorithm for DPP converters.
From Fig. 7.2 it is clear that, similar to the control algorithm demon-
strated in [2], the DPP converters can maximize the module current Im by
a DPP converter P&O algorithm that perturbs the duty ratios (D1, D2) and
observes the change in Im, as illustrated by Fig. 7.3. The DPP converter
P&O algorithm is implemented in a relatively fast control loop while the
micro-inverter P&O algorithm is implemented in a relatively slow control
loop. These two control loops operate independently from each other. As
long as the fast control loop is at least ten to twenty times faster than the
slow control loop, the module voltage Vm can be treated as temporarily fixed
for DPP converters, and thus the proposed DPP control algorithm is ca-
pable of sub-module MPPT as analyzed above. A more detailed example
of how these two control loops interact with each other is provided by the
experimental result presented in the next chapter.
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7.3 Algorithm Implementation Considerations
It should be noted that the measurement of module current Im is not directly
available to the DPP converters without added current sensing circuitry. In
a large PV system with multiple modules, this problem is a major constraint
and certain communication is required between each DPP converter and
the central inverter of the PV array. However, easier solutions exist for the
micro-inverter system considered in this work. Typically, each micro-inverter
interfaces with only one PV module and is often installed immediately on the
backside of the PV module. The micro-inverter is thus physically close and
accessible to the DPP converters. Since the micro-inverter needs to measure
the module current Im as well, the DPP converters can share the same current
sensing device (such as a current sensing resistor) with the micro-inverter,
though a separate amplification and filtering circuit may be needed for the
DPP converters, since they need to sense the current change faster than
the micro-inverter. In fact, the DPP converters can be merged into the
micro-inverter circuit board and share the same control unit, since the control
unit typically has enough surplus resources to control the DPP converters as
well. In this way, DPP can be incorporated into the micro-inverter system
with minimal additional hardware cost.
On the other hand, even if the micro-inverter is not accessible to DPP
converters for some reason, there is a secondary control option. As can
be seen from Fig. 7.2 and other similar simulations, when the mismatch
between sub-modules is not severe, the maximum point is often close to
(0.5, 0.5) duty ratios. Therefore, voltage equalization (operating the DPP
converters at a fixed 0.5 duty ratio) will often recover most of the power
losses due to sub-module mismatch, as discussed in [16–18]. In this way, the
DPP converters can still perform near MPPT as a stand-alone component
without any current measurement.
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CHAPTER 8
EXPERIMENT VERIFICATION OF THE
CENTRALIZED CONTROL ALGORITHM
IN A MICRO-INVERTER SYSTEM
In this chapter, the experimental result for the DPP enhanced micro-inverter
system is presented. The experimental setup is first introduced, followed by
experimental data and discussions.
8.1 Experimental Setup
We developed an experimental setup as shown in Fig. 8.1 to verify the ef-
fectiveness of the proposed method and to demonstrate the ability of the
DPP converters to work with a commercial micro-inverter. In the setup, a
SunmoduleTM SW 235 Poly PV module consisting of 3 sub-modules was used.
Each sub-module was connected in parallel with a HP6634A DC power supply
(omitted in Fig. 8.1) in current-limited mode to emulate sunlight illumina-
tion. According to [55], the current-limit value (i.e., the amount of current
sourced by each DC power supply) determines the intensity of the emulated
irradiance on each sub-module. This method enables us to conduct the initial
stage of our experiments in a more controllable and repeatable manner com-
pared to outdoor PV experiments, where environmental factors constantly
change. The PV module was connected to the DC side of a PantheonTM II
micro-inverter from SolarBridge Technologies. The P&O algorithm of the
micro-inverter was slowed down to about 1Hz for data capture purposes. A
112-AMX AC power supply that generated a 220V sinusoidal voltage to em-
ulate the grid was connected to the AC side. The micro-inverter, together
with the AC power supply, also powered a 370W load consisting of four light
bulbs that were also connected to the AC side. Two Agilent 34401 multi-
meters were used to measure the PV module voltage and current on the DC





























Figure 8.1: Experimental setup for the micro-inverter system.
8.2 Experiment Description and Results
In the experiment, mismatch between sub-modules (e.g., an irradiance profile
of 100%, 50%, 100% normalized value) was emulated. For the first part of the
experiment, an HP6060B electronic load was connected to the PV module in-
stead of the micro-inverter to perform a DC voltage sweep to characterize the
P-V curve of the PV module with and without the DPP converters running.
The resulting P-V curve is plotted in Fig. 8.2. Note that without DPP, the
bypass diode of the weak sub-module conducted and created a non-concave
module P-V curve with local maxima, which can trap the MPPT operation
of the micro-inverter. With the DPP converters running, the mismatch was
compensated for by the DPP converters without turning on the bypass diode,
and the resulting P-V curve was concave. When the DPP converters were
operating, this concave P-V characteristic was the characteristic effectively
seen by the micro-inverter. Then, the PV module under the same emulated
irradiance condition was tested with the micro-inverter, and the DPP con-
verters were turned on half-way through the test to show the improvement
in power output. As shown in Fig. 8.3, without the DPP converters run-
ning, the micro-converter was trapped by the local maximum as expected,
incurring significant power losses due to the mismatch. Once the DPP con-
verters turned on, the micro-inverter quickly converged to the new operating
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Figure 8.2: Plot of PV module
power versus module voltage with
and without DPP converters (using
electronic load).
Figure 8.3: Plot of PV module
power versus time (using
micro-inverter). The DPP
converters are enabled at about
t = 35s.
(a) Irradiance condition: 60%, 100%,
60%
(b) Irradiance condition: 100%, 80%,
60%
Figure 8.4: Evolution of the DPP converter duty ratios (D1, D2) after
turn-on. (D1, D2) was initialized at (0.52, 0.48) at turn-on.
point and the power losses were recovered. The evolution of the duty ratios
of the DPP converters, (D1, D2), was recorded in Fig. 8.4. The duty ratios
were initialized at a random point when the DPP converters were turned on,
and they quickly converged to and oscillated around a steady state operating
point. The steady state operating point changed approximately once per
second since the P&O algorithm of the micro-inverter was slowed down to
about 1Hz as previously mentioned.
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APPENDIX A
SCHEMATIC DRAWING, PCB LAYOUT
AND COMPONENT LISTING FOR THE
DPP CONVERTER WITH INTEGRATED
POWER STAGE
A.1 Schematic Drawing
To improve visibility, the schematic drawing of the converter is split into 4
parts that are shown separately in Figs. A.1-A.4.
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Figure A.1: Schematic drawing of the micro-controller with peripheral
circuits.
Figure A.2: Schematic drawing of the first converter (phase 1).
91
Figure A.3: Schematic drawing of the second converter (phase 2).
Figure A.4: Schematic drawing of the third converter (phase 3).
92
A.2 PCB Layout
The PCB layout is shown in Figs. A.5-A.12.
Figure A.5: PCB layout top view.
93
Figure A.6: PCB layout bottom view.
94
Figure A.7: Top silkscreen.
95
Figure A.8: Bottom silkscreen.
96
Figure A.9: Top-layer copper.
97
Figure A.10: PCB middle layer 1.
98
Figure A.11: PCB middle layer 2.
99
Figure A.12: Bottom-layer copper.
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APPENDIX B
SCHEMATIC DRAWING, PCB LAYOUT
AND COMPONENT LISTING FOR THE
DPP CONVERTER WITH INTEGRATED
POWER STAGE
B.1 Schematic Drawing
The schematic drawing of the converter is shown in Figs. B.1. .
Figure B.1: Schematic drawing of the micro-controller with peripheral
circuits.
B.2 PCB Layout
The PCB layout is shown in Figs. B.2-B.10.
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Figure B.2: Schematic drawing of the main power circuits.
Figure B.3: PCB layout top view.
102
Figure B.4: PCB layout bottom view.
Figure B.5: Top silkscreen.
Figure B.6: Bottom silkscreen.
103
Figure B.7: Top-layer copper.
Figure B.8: PCB middle layer 1.
Figure B.9: PCB middle layer 2.
104
Figure B.10: Bottom-layer copper.
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APPENDIX C
C CODE FOR MICRO-CONTROLLER
In this appendix, the C code for micro-controllers that implement the control
algorithm is included.
C.1 Centralized Implementation
This part of the C code is used to configured DPP converters as a pure ac-
tuator. No control algorithm is embedded in these code. A bench computer
runs the distributed control in a python code. See the Appendix D.1 for
details of the python code. Here the control is developed as a distributed
algorithm but run in a centralized way to facilitate debugging and data ac-




3 ∗ F i l e : main . c
4 ∗
5 ∗ Author :






12 ∗ @f i l e Main f i l e . Make the conver t e r a pure actuator
13 ∗ @version 1 .0






19 #inc lude ”main . h”
20
21 // Al l i n i t i a l i z a t i o n . e t c . are omitted here to reduce document
l enght . Fu l l the f u l l ver s ion , p l e a s e contact s q i n 3@ i l l i n o i s .
edu





27 i n t main ( void )
28 {
29 GPIO InitTypeDef GPIO InitStructure ;
30
31 /∗ r i g h t now SYSCLK i s us ing HSI (8MHz) , can be made up to 36
MHz through PLL.
32 Se t t i ng SYSCLK i s important as a l l the other p e r i ph e r a l
c l o ck s are dependent on t h i s one . ∗/
33
34 RCC Configuration ( ) ;
35 GPIO Configuration ( ) ;
36 NVIC Configuration ( ) ;
37 I 2 C I n i t i a l i z e ( I2C1 , I2C Addr ) ;
38 I 2 C I n i t i a l i z e ( I2C2 , I2C Addr ) ;
39 De l a y I n i t i a l i z e ( ) ;
40 TIM3 PWM Initialize ( ) ;
41 GPIO SetBits (GPIOC, GPIO Pin 4 ) ; // conver t e r 1 enable
42 //GPIO ResetBits (GPIOC, GPIO Pin 4 ) ; // conver t e r 1 d i s ab l e
43 ADC In i t i a l i z e ( ) ;
44
45 I2C Slave ReadWrite ( I2C1 , In t e r rup t ) ;
46 I2C Slave ReadWrite ( I2C2 , In t e r rup t ) ; // enable both I2C
channel
47
48 // Proces sor I d l e Loop
49 whi le (1 )
50 {
51 i f ( LED blink==0)
52 {
53 GPIO SetBits (GPIOA, GPIO Pin 9 ) ;
54 LED blink=1;
55 }
56 i f ( LED blink==1)
107
57 {





63 #i f d e f c o n t r o l l e r 1
64 whi le ( Buffer Rx2 [ 0 ] !=0 )
65 {
66 Delay (150) ;
67 mode1=Buffer Rx2 [ 0 ] ;
68 tempdata1=Buffer Rx2 [ 1 ] ;
69 tempdata2=Buffer Rx2 [ 2 ] ;
70 data s t r i ng1=tempdata1∗256+tempdata2 ;
71 mode2=Buffer Rx2 [ 3 ] ;
72 tempdata1=Buffer Rx2 [ 3 ] ;
73 tempdata2=Buffer Rx2 [ 4 ] ;
74 data s t r i ng2=tempdata1∗256+tempdata2 ;
75 f o r ( k=0;k<=5;k++)
76 Buffer Rx2 [ k ]=0;
77
78 #e l s e
79 whi le ( Buffer Rx1 [ 0 ] !=0 )
80 {
81 Delay (150) ;
82 mode1=Buffer Rx1 [ 0 ] ;
83 tempdata1=Buffer Rx1 [ 1 ] ;
84 tempdata2=Buffer Rx1 [ 2 ] ;
85 data s t r i ng1=tempdata1∗256+tempdata2 ;
86 mode2=Buffer Rx1 [ 3 ] ;
87 tempdata1=Buffer Rx1 [ 3 ] ;
88 tempdata2=Buffer Rx1 [ 4 ] ;
89 data s t r i ng2=tempdata1∗256+tempdata2 ;
90 f o r ( k=0;k<=5;k++)
91 Buffer Rx1 [ k ]=0;
92 #end i f
93 i f ( (mode1!=mode2) ) // | | ( da ta s t r i ng1 != data s t r i ng2 ) )
94 {
95 GPIO SetBits (GPIOA, GPIO Pin 8 ) ; //LED1 i nd i c a t e a
communication f a u l t .
96 }
97
98 e l s e
108
99 {
100 /∗ prevent extreme duty r a t i o ∗/
101 i f ( datas t r ing1 >1950)
102 data s t r i ng1 =1950;
103 i f ( datas t r ing1 <1650)
104 data s t r i ng1 =1650;
105
106 i f (mode1==1) // PWM1 duty r a t i o change
107 {
108 PWM Duty Dither (PWM1, da ta s t r i ng1 ) ;
109 //GPIO SetBits (GPIOA, GPIO Pin 9 ) ;
110 }
111 e l s e i f (mode1==2) // PWM2 duty r a t i o change
112 {
113 PWM Duty Dither (PWM2, da ta s t r i ng1 ) ;
114 //GPIO SetBits (GPIOA, GPIO Pin 10 ) ;
115 }
116 e l s e i f (mode1==3) // PWM3 duty r a t i o change
117 {
118 PWM Duty Dither (PWM3, da ta s t r i ng1 ) ;
119 //GPIO SetBits (GPIOA, GPIO Pin 11 ) ;
120 }
121 e l s e i f (mode1==4) //measure vo l t ag e s
122 {
123 //GPIO SetBits (GPIOA, GPIO Pin 12 ) ;
124 V1 measure=ADC measure single (ADC Channel 11 , 100 ) ;
125 V2 measure=ADC measure dual (ADC Channel 11 ,
ADC Channel 13 , 100 ) ;
126 V3 measure=ADC measure dual (ADC Channel 13 ,
ADC Channel 2 , 100 ) ;
127 #i f d e f c o n t r o l l e r 1
128 Buffer Tx2 [0 ]=( u i n t 8 t ) ( V1 measure>>8) ;
129 Buffer Tx2 [1 ]=( u i n t 8 t ) ( V1 measure ) ;
130 Buffer Tx2 [2 ]=( u i n t 8 t ) ( V2 measure>>8) ;
131 Buffer Tx2 [3 ]=( u i n t 8 t ) ( V2 measure ) ;
132 Buffer Tx2 [4 ]=( u i n t 8 t ) ( V3 measure>>8) ;
133 Buffer Tx2 [5 ]=( u i n t 8 t ) ( V3 measure ) ;
134 #e l s e
135 Buffer Tx1 [0 ]=( u i n t 8 t ) ( V1 measure>>8) ;
136 Buffer Tx1 [1 ]=( u i n t 8 t ) ( V1 measure ) ;
137 Buffer Tx1 [2 ]=( u i n t 8 t ) ( V2 measure>>8) ;
138 Buffer Tx1 [3 ]=( u i n t 8 t ) ( V2 measure ) ;
139 Buffer Tx1 [4 ]=( u i n t 8 t ) ( V3 measure>>8) ;
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140 Buffer Tx1 [5 ]=( u i n t 8 t ) ( V3 measure ) ;
141 #end i f
142 }
143 e l s e i f (mode1==5) // ping c o n t r o l l e r
144 f o r ( i =0; i<=5; i++)
145 #i f d e f c o n t r o l l e r 1
146 Buffer Tx2 [ i ]=I2C Addr>>1;
147 #e l s e
148 Buffer Tx1 [ i ]=I2C Addr>>1;
149
150





156 } //End Main
157
158
159 /∗ End o f f i l e , must be f o l l owed by a blank l i n e ∗/
appendix/centralized/main.c
C.2 Distributed Implementation




3 ∗ F i l e : main . c
4 ∗
5 ∗ Author :






12 ∗ @f i l e Main f i l e . Make the conver t e r a pure actuator
13 ∗ @version 1 .0





18 #inc lude ”main . h”
19
20 // Al l i n i t i a l i z a t i o n . e t c . are omitted here to reduce document
l enght . Fu l l the f u l l ver s ion , p l e a s e contact s q i n 3@ i l l i n o i s .
edu
21 // . . . . . .
22
23
24 i n t main ( void )
25 {
26 GPIO InitTypeDef GPIO InitStructure ;
27 /∗ !< At t h i s s tage the m i c r o c on t r o l l e r c l o ck s e t t i n g i s
a l r eady conf igured ,
28 t h i s i s done through SystemInit ( ) func t i on which i s
c a l l e d from star tup
29 f i l e ( s tar tup stm32f10x xx . s ) be f o r e to branch to
app l i c a t i o n main .
30 To r e c on f i g u r e the d e f au l t s e t t i n g o f SystemInit ( )
funct ion , r e f e r to
31 system stm32f10x . c f i l e
32 ∗/
33 /∗ r i g h t now SYSCLK i s us ing HSI (8MHz) , can be made up to 36
MHz through PLL.
34 Se t t i ng SYSCLK i s important as a l l the other p e r i ph e r a l
c l o ck s are dependent on t h i s one . ∗/
35
36 RCC Configuration ( ) ;
37 GPIO Configuration ( ) ;
38 NVIC Configuration ( ) ;
39 I 2 C I n i t i a l i z e ( I2C1 , Own I2C Addr ) ;
40 I 2 C I n i t i a l i z e ( I2C2 , Own I2C Addr ) ;
41 De l a y I n i t i a l i z e ( ) ;
42 TIM3 PWM Initialize ( ) ;
43 GPIO SetBits (GPIOC, GPIO Pin 4 ) ; // conver t e r 1 enable
44 //GPIO ResetBits (GPIOC, GPIO Pin 4 ) ; // conver t e r 1 d i s ab l e
45 ADC In i t i a l i z e ( ) ;
46
47 I2C Slave ReadWrite ( I2C1 , In t e r rup t ) ;
48 I2C Slave ReadWrite ( I2C2 , In t e r rup t ) ; // enable both I2C
channel
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49 Delay (10000) ;
50
51
52 /∗ i n i t i a l i z e D and Z∗/
53 f o r ( i =0; i <3; i++)
54 f o r ( j =0; j <6; j++)
55 {
56 D[ i ] [ j ]=1800;
57 Z [ i ] [ j ]=0;
58 }
59 /∗ i f want to s t a r t with s p e c i f i c D, change i t here ∗/
60 //D[ 0 ] [ 0 ]=1 7 3 0 ;
61 //D[ 1 ] [ 1 ]=1 8 7 0 ;
62
63 // Proces sor I d l e Loop
64 whi le (1 )
65 {
66 GPIO SetBits (GPIOA, GPIO Pin 8 ) ; //LED1 i nd i c a t e s a new
i t e r a t i o n s t a r t s
67 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ synchron i za t i on
∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
68 #i f d e f c o n t r o l l e r 1
69 Buffer Rx1 [ 0 ]=0 ;
70 Buffer Rx1 [ 1 ]=0 ;
71 Buffer Rx1 [ 2 ]=0 ;
72 Buffer Tx1 [0 ]= ’ s ’ ;
73 Buffer Tx1 [1 ]= ’ y ’ ;
74 Buffer Tx1 [2 ]= ’n ’ ;
75 /∗ c o n t r o l l e r 1 needs to read ack and send sync s i g n a l at the
beg in ing o f each i t e r a t i o n s ∗/
76 i =0;
77 whi le ( ( Buffer Rx1 [ 0 ] != ’ a ’ ) | | ( Buffer Rx1 [ 1 ] != ’ c ’ ) | | (
Buffer Rx1 [ 2 ] != ’ k ’ ) )
78 {
79 whi le ( I2C Master Read ( I2C1 , Buffer Rx1 , 3 , Inte r rupt ,
Other I2C Addr ) !=1) ; // read ack s i g n a l
80 }
81 whi le ( I2C Master Write ( I2C1 , Buffer Tx1 , 3 , Inte r rupt ,
Other I2C Addr ) !=1) ; // send syn s i g n a l
82
83
84 #e l s e // in c o n t r o l l e r 2
85 Buffer Rx1 [ 0 ]=0 ;
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86 Buffer Rx1 [ 1 ]=0 ;
87 Buffer Rx1 [ 2 ]=0 ;
88 Buffer Tx1 [0 ]= ’ a ’ ;
89 Buffer Tx1 [1 ]= ’ c ’ ;
90 Buffer Tx1 [2 ]= ’ k ’ ;
91
92 /∗ c o n t r o l l e r 2 needs to ack to c o n t r o l l e r 1 and wait f o r sync
s i g n a l at the beg in ing o f each i t e r a t i o n s ∗/
93 /∗ j u s t wait f o r syn s i gna l , i n t e r r up t w i l l handle the
communication in c o n t r o l l e r 2 ∗/
94 whi le ( ( Buffer Rx1 [ 0 ] != ’ s ’ ) | | ( Buffer Rx1 [ 1 ] != ’ y ’ ) | | (
Buffer Rx1 [ 2 ] != ’n ’ ) ) ;
95 #end i f
96
97 GPIO SetBits (GPIOA, GPIO Pin 9 ) ; //LED2 i nd i c a t e s that
perturb s t a r t s
98 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ perturb D1 ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
99 #i f d e f c o n t r o l l e r 1 // f o r c o n t r o l l e r 1
100 //Perturb D1 p o s i t i v e l y
101 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ]+ p e r t u r b s i z e ) ;
102 Delay ( syn de lay ) ;
103 Vp[ 0 ] [ 0 ]= ADC measure single (ADC Channel 11 , 100 ) ;
104 Vp[ 1 ] [ 0 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
105 Vp[ 2 ] [ 0 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
106 Delay ( syn de lay ) ;
107 //Perturb D1 nega t i v e l y
108 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ] − p e r t u r b s i z e ) ;
109 Delay ( syn de lay ) ;
110 Vn[ 0 ] [ 0 ]= ADC measure single (ADC Channel 11 , 100 ) ;
111 Vn[ 1 ] [ 0 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
112 Vn[ 2 ] [ 0 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
113 Delay ( syn de lay ) ;
114 //undo D1 perturb
115 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ] ) ;
116
117 #e l s e // f o r c o n t r o l l e r 2
118 //pseudo perturb D4 f o r exact synchron i za t i on between two
c o n t r o l l e r
119 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ] ) ;
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120 Delay ( syn de lay ) ;
121 Vp[ 0 ] [ 0 ]= ADC measure single (ADC Channel 11 , 100 ) ;
122 Vp[ 1 ] [ 0 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
123 Vp[ 2 ] [ 0 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
124 Delay ( syn de lay ) ;
125 //pseudo perturb D4 f o r exact synchron i za t i on between two
c o n t r o l l e r
126 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ] ) ;
127 Delay ( syn de lay ) ;
128 Vn[ 0 ] [ 0 ]= ADC measure single (ADC Channel 11 , 100 ) ;
129 Vn[ 1 ] [ 0 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
130 Vn[ 2 ] [ 0 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
131 Delay ( syn de lay ) ;
132 //pseudo undo D4 perturb
133 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ] ) ;
134 #end i f
135
136 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ perturb D2 ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
137 #i f d e f c o n t r o l l e r 1 // f o r c o n t r o l l e r 1
138 //Perturb D2 p o s i t i v e l y
139 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ]+ p e r t u r b s i z e ) ;
140 Delay ( syn de lay ) ;
141 Vp[ 0 ] [ 1 ]= ADC measure single (ADC Channel 11 , 100 ) ;
142 Vp[ 1 ] [ 1 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
143 Vp[ 2 ] [ 1 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
144 Delay ( syn de lay ) ;
145 //Perturb D2 nega t i v e l y
146 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ] − p e r t u r b s i z e ) ;
147 Delay ( syn de lay ) ;
148 Vn[ 0 ] [ 1 ]= ADC measure single (ADC Channel 11 , 100 ) ;
149 Vn[ 1 ] [ 1 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
150 Vn[ 2 ] [ 1 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
151 Delay ( syn de lay ) ;
152 //undo D2 perturb
153 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ] ) ;
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154
155 #e l s e // f o r c o n t r o l l e r 2
156 //pseudo perturb D5 f o r exact synchron i za t i on between two
c o n t r o l l e r
157 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ] ) ;
158 Delay ( syn de lay ) ;
159 Vp[ 0 ] [ 1 ]= ADC measure single (ADC Channel 11 , 100 ) ;
160 Vp[ 1 ] [ 1 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
161 Vp[ 2 ] [ 1 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
162 Delay ( syn de lay ) ;
163 //pseudo perturb D5 f o r exact synchron i za t i on between two
c o n t r o l l e r
164 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ] ) ;
165 Delay ( syn de lay ) ;
166 Vn[ 0 ] [ 1 ]= ADC measure single (ADC Channel 11 , 100 ) ;
167 Vn[ 1 ] [ 1 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
168 Vn[ 2 ] [ 1 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
169 Delay ( syn de lay ) ;
170 //pseudo undo D5 perturb
171 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ] ) ;
172 #end i f
173
174 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ perturb D3 ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
175 #i f d e f c o n t r o l l e r 1 // f o r c o n t r o l l e r 1
176 //Perturb D3 p o s i t i v e l y
177 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ]+ p e r t u r b s i z e ) ;
178 Delay ( syn de lay ) ;
179 Vp[ 0 ] [ 2 ]= ADC measure single (ADC Channel 11 , 100 ) ;
180 Vp[ 1 ] [ 2 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
181 Vp[ 2 ] [ 2 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
182 Delay ( syn de lay ) ;
183 //Perturb D3 nega t i v e l y
184 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ] − p e r t u r b s i z e ) ;
185 Delay ( syn de lay ) ;
186 Vn[ 0 ] [ 2 ]= ADC measure single (ADC Channel 11 , 100 ) ;
187 Vn[ 1 ] [ 2 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
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188 Vn[ 2 ] [ 2 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
189 Delay ( syn de lay ) ;
190 //undo D3 perturb
191 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ] ) ;
192
193 #e l s e // f o r c o n t r o l l e r 2
194 //pseudo perturb D6 f o r exact synchron i za t i on between two
c o n t r o l l e r
195 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ] ) ;
196 Delay ( syn de lay ) ;
197 Vp[ 0 ] [ 2 ]= ADC measure single (ADC Channel 11 , 100 ) ;
198 Vp[ 1 ] [ 2 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
199 Vp[ 2 ] [ 2 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
200 Delay ( syn de lay ) ;
201 //pseudo perturb D6 f o r exact synchron i za t i on between two
c o n t r o l l e r
202 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ] ) ;
203 Delay ( syn de lay ) ;
204 Vn[ 0 ] [ 2 ]= ADC measure single (ADC Channel 11 , 100 ) ;
205 Vn[ 1 ] [ 2 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
206 Vn[ 2 ] [ 2 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
207 Delay ( syn de lay ) ;
208 //pseudo undo D6 perturb
209 PWM Duty Dither (PWM3,D[ 2 ] [ 2 ] ) ;
210 #end i f
211
212 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ perturb D4
∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
213 #i f d e f c o n t r o l l e r 1 // f o r c o n t r o l l e r 1
214 //pseudo perturb D1 f o r exact synchron i za t i on between two
c o n t r o l l e r
215 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ] ) ;
216 Delay ( syn de lay ) ;
217 Vp[ 0 ] [ 3 ]= ADC measure single (ADC Channel 11 , 100 ) ;
218 Vp[ 1 ] [ 3 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
219 Vp[ 2 ] [ 3 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
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220 Delay ( syn de lay ) ;
221 //pseudo perturb D1 f o r exact synchron i za t i on between two
c o n t r o l l e r
222 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ] ) ;
223 Delay ( syn de lay ) ;
224 Vn[ 0 ] [ 3 ]= ADC measure single (ADC Channel 11 , 100 ) ;
225 Vn[ 1 ] [ 3 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
226 Vn[ 2 ] [ 3 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
227 Delay ( syn de lay ) ;
228 //pseudo undo D1 perturb
229 PWM Duty Dither (PWM1,D[ 0 ] [ 0 ] ) ;
230
231 #e l s e // f o r c o n t r o l l e r 2
232 //Perturb D4 p o s i t i v e l y
233 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ]+ p e r t u r b s i z e ) ;
234 Delay ( syn de lay ) ;
235 Vp[ 0 ] [ 3 ]= ADC measure single (ADC Channel 11 , 100 ) ;
236 Vp[ 1 ] [ 3 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
237 Vp[ 2 ] [ 3 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
238 Delay ( syn de lay ) ;
239 //Perturb D4 nega t i v e l y
240 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ] − p e r t u r b s i z e ) ;
241 Delay ( syn de lay ) ;
242 Vn[ 0 ] [ 3 ]= ADC measure single (ADC Channel 11 , 100 ) ;
243 Vn[ 1 ] [ 3 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
244 Vn[ 2 ] [ 3 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
245 Delay ( syn de lay ) ;
246 //undo D4 perturb
247 PWM Duty Dither (PWM1,D[ 0 ] [ 3 ] ) ;
248 #end i f
249
250
251 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ perturb D5
∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
252 #i f d e f c o n t r o l l e r 1 // f o r c o n t r o l l e r 1
253 //pseudo perturb D2 f o r exact synchron i za t i on between two
c o n t r o l l e r
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254 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ] ) ;
255 Delay ( syn de lay ) ;
256 Vp[ 0 ] [ 4 ]= ADC measure single (ADC Channel 11 , 100 ) ;
257 Vp[ 1 ] [ 4 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
258 Vp[ 2 ] [ 4 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
259 Delay ( syn de lay ) ;
260 //pseudo perturb D2 f o r exact synchron i za t i on between two
c o n t r o l l e r
261 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ] ) ;
262 Delay ( syn de lay ) ;
263 Vn[ 0 ] [ 4 ]= ADC measure single (ADC Channel 11 , 100 ) ;
264 Vn[ 1 ] [ 4 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
265 Vn[ 2 ] [ 4 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
266 Delay ( syn de lay ) ;
267 //pseudo undo D2 perturb
268 PWM Duty Dither (PWM2,D[ 1 ] [ 1 ] ) ;
269
270 #e l s e // f o r c o n t r o l l e r 2
271 //Perturb D5 p o s i t i v e l y
272 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ]+ p e r t u r b s i z e ) ;
273 Delay ( syn de lay ) ;
274 Vp[ 0 ] [ 4 ]= ADC measure single (ADC Channel 11 , 100 ) ;
275 Vp[ 1 ] [ 4 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
276 Vp[ 2 ] [ 4 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
277 Delay ( syn de lay ) ;
278 //Perturb D5 nega t i v e l y
279 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ] − p e r t u r b s i z e ) ;
280 Delay ( syn de lay ) ;
281 Vn[ 0 ] [ 4 ]= ADC measure single (ADC Channel 11 , 100 ) ;
282 Vn[ 1 ] [ 4 ]= ADC measure dual (ADC Channel 11 , ADC Channel 13
, 100 ) ;
283 Vn[ 2 ] [ 4 ]= ADC measure dual (ADC Channel 13 , ADC Channel 2 , 100 )
;
284 Delay ( syn de lay ) ;
285 //undo D5 perturb
286 PWM Duty Dither (PWM2,D[ 1 ] [ 4 ] ) ;




290 GPIO SetBits (GPIOA, GPIO Pin 10 ) ; //LED3 i nd i c a t e s exchange
o f in fo rmat ion s t a r t s
291 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ exchange in fo rmat ion and c a l c u l a t e
s t a t e s ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
292
293
294 // Communication codes are omitted here to reduce document
l enght . Fu l l the f u l l ver s ion , p l e a s e contact s q i n 3@ i l l i n o i s .
edu
295 // . . . . . .
296 }
297
298 } //End Main
299
300




PYTHON CODE FOR DATA COLLECTION
The following Python scripts are to execute on a bench computer for control
and data collection in automatic tests.
D.1 Centralized Implementation
This part of Python code works with the micro-controller C code in Ap-
pendix C.1







8 import datet ime
9 #from aardvark32 . aardvark py import ∗
10 from aardvark64 . aardvark py import ∗
11 from array import array
12 from pi lawa ins t ruments import ∗
13 import os
14 import g lob
15 import numpy as np







23 I2C BITRATE = 400






29 MAXRESENDS=3 #number o f t imes to resend an i 2 c message i f the
count read i s not c o r r e c t
30 debug=False
31 NUMREADS = 20 # number o f reads f o r the ADC on each sampling
i n t e r v a l
32 DUTYMIN = 1650
33 DUTYMAX = 1950
34 i n s o l a t i o n = [ 5 , 5 , 4 , 4 , 2 . 5 , 2 . 5 ]
35
36
37 READDELAY=0.2 #minimum seems to be 0 .05 to prevent hangups
38 V DIVIDER=(130.0+10.0) /10 .0
39









49 command string=(”NOCOMMAND” , ”DUTYCOMMANDPWM1” , ”










58 #sweep opera t i on cons tant s
59 STARTCURRENT=2












71 D l i s t =[1800 ,1800 ,1800 ,1800 ,1800 ]






78 c l a s s c o n t r o l l e r :
79 de f i n i t ( s e l f , handle , addr=1, duty=128 , numreads=25,
debug=False ) :
80 s e l f . handle=handle
81 s e l f . addr=addr
82 s e l f . numreads=numreads
83 s e l f . debug=debug
84 s e l f . d i r e c t i o n =[1 ,1 ,1 ]
85 s e l f . v=[0 , 0 , 0 ]
86 s e l f . d=[1800 , 1800 , 1800 ]
87
88
89 de f sendMessage ( s e l f , command , parameter ) :
90 command byte=command
91 t ransmi t byte 1=parameter>>8 #higher order b i t s
92 t ransmi t byte 2=parameter & 0xFF
93 send array=array ( ’B ’ , [ command byte , t ransmit byte 1 ,
t ransmit byte 2 , command byte , t ransmit byte 1 ,
t ransmi t byte 2 ] )
94 count = aa i 2 c w r i t e ( s e l f . handle , s e l f . addr ,
AA I2C NO FLAGS , send array )
95 i f ( count != ( l en ( send array ) ) ) :
96 pr in t ” e r r o r sending , addr : %s , command %s , r e c e i v e
count : %d” % ( s e l f . addr , command string [ command byte ] , count )
97 re turn 0
98
99 time . s l e e p (READDELAY)
100
101 i f (command==4) :
122
102 ( count , da ta in ) = aa i 2 c r e ad ( s e l f . handle , s e l f .
addr , AA I2C NO FLAGS ,PACKETLENGTH)
103 i f ( count != (PACKETLENGTH) ) :
104 pr in t ” e r r o r r e c e i v i ng , addr : %s , command %s ,
r e c e i v e count : %d” % ( s e l f . addr , command string [ command byte ] ,
count )
105 re turn 0
106 e l s e :
107 s e l f . v [ 0 ]=( data in [0]∗256+ data in [ 1 ] )#∗3 .3∗
V DIVIDER/ADCMAX
108 s e l f . v [ 1 ]=( data in [2]∗256+ data in [ 3 ] )#∗3 .3∗
V DIVIDER/ADCMAX
109 s e l f . v [ 2 ]=( data in [4]∗256+ data in [ 5 ] )#∗3 .3∗
V DIVIDER/ADCMAX
110 re turn (1 , da ta in [ 0 ] , da ta in [ 1 ] , da ta in [ 2 ] ,
da ta in [ 3 ] , da ta in [ 4 ] , da ta in [ 5 ] )
111 i f (command==5) :
112 ( count , da ta in ) = aa i 2 c r e ad ( s e l f . handle , s e l f .
addr , AA I2C NO FLAGS ,PACKETLENGTH)
113 i f ( count != (PACKETLENGTH) ) :
114 pr in t ” e r r o r r e c e i v i ng , addr : %s , command %s ,
r e c e i v e count : %d” % ( s e l f . addr , command string [ command byte ] ,
count )
115 re turn 0
116 e l i f ( da ta in [ 0 ] != s e l f . addr ) :
117 re turn 0
118 re turn 1
119
120
121 de f writeDuty ( s e l f , duty , PWM channel ) :
122 i f (PWM channel==1) :
123 r e tu rn va lu e= s e l f . sendMessage (DUTYCOMMANDPWM1,
duty )
124 i f ( r e tu rn va lu e == 1) :
125 s e l f . d [0 ]= duty # update i n t e r n a l duty i f message
was s u c c e s s f u l
126 re turn 1 #to i nd i c a t e that the command
was executed proper ly
127 e l s e :
128 pr in t ”writeDuty e r r o r ”
129 re turn 0
130 e l i f (PWM channel==2) :
131 r e tu rn va lu e= s e l f . sendMessage (DUTYCOMMANDPWM2,
123
duty )
132 i f ( r e tu rn va lu e == 1) :
133 s e l f . d [1 ]= duty # update i n t e r n a l duty i f message
was s u c c e s s f u l
134 re turn 1 #to i nd i c a t e that the command
was executed proper ly
135 e l s e :
136 pr in t ”writeDuty e r r o r ”
137 re turn 0
138 e l i f (PWM channel==3) :
139 r e tu rn va lu e= s e l f . sendMessage (DUTYCOMMANDPWM3,
duty )
140 i f ( r e tu rn va lu e == 1) :
141 s e l f . d [2 ]= duty # update i n t e r n a l duty i f message
was s u c c e s s f u l
142 re turn 1 #to i nd i c a t e that the command
was executed proper ly
143 e l s e :
144 pr in t ”writeDuty e r r o r ”
145 re turn 0
146
147
148 de f ping ( s e l f ) :
149 re turn s e l f . sendMessage (PINGCOMMAND, 0)
150
151
152 de f vo l tage update ( s e l f ) :









162 de f round in t ege r (number ) :
163 re turn i n t (number+0.5)
164
165 de f MPPTPing( c o n v e r t e r l i s t ) :
166 c o n v e r t e r a l i v e=0
167 whi le c o n v e r t e r a l i v e < l en ( c o n v e r t e r l i s t ) :
168 c o n v e r t e r a l i v e=0
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169 f o r x in c o n v e r t e r l i s t :
170 time . s l e e p ( 0 . 2 )
171 pr in t ” Es t ab l i s h i ng communication to addr %s . . . . . . ”
%x . addr
172 time . s l e e p ( 0 . 2 )
173 r e tu rn va lu e = x . ping ( )
174 i f r e tu rn va lu e == 1 :
175 c o n v e r t e r a l i v e = c onv e r t e r a l i v e + 1
176 pr in t ”addr %s responds ” %x . addr
177 pr in t ” a l l c o n t r o l l e r s have responded ! :−)”
178
179 #############################
180 de f IVSweep ( s t a r t cu r r en t , s topcurrent , numstep , f , f i n d i v i d u a l ) :
181 pr in t ”doing IV current sweep”
182 sweep current=s t a r t c u r r e n t
183 s t e p s i z e =(stopcurrent−s t a r t c u r r e n t ) /numstep #w i l l be
negat ive i f we stop lower than we s t a r t
184 e load . setMode ( ”CURR” )
185 e load . setS lew (2000000)
186 e load . setValue ( sweep current )
187 whi le ( sweep current < s topcur r en t ) : #change here i f want to
go d i f f e r e n t d i r e c t i o n
188 e load . setValue ( sweep current )
189 f o r x in meterL i s t :
190 x . waitForTr igger ( )
191 time . s l e e p ( 0 . 1 )
192 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
193 e l o ad vo l t a g e=s t r ( meter1 . readData ( ) )
194 e l o ad cu r r en t=s t r ( f l o a t ( meter2 . readData ( ) ) ∗1000 .0 )
195 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
196 pr in t ” e l o ad vo l t a g e : %s ” % e l oad cu r r en t
197
198 timestamp = datet ime . datet ime . now( )
199 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ”
) , d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
200 sweep current=sweep current+s t e p s i z e
201 pr in t ( ”IV cur rent sweep done” )
202 e load . setMode ( ”CURR” )
203 e load . setValue (STARTUPCURRENT)
204
205 ############################
206 de f IVSweep VP( s t a r t cu r r en t , s topcurrent , numstep , f ) :
207 #MPPTPing( c o n t r o l l e r l i s t )
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208 f o r c o n t r o l l e r in c o n t r o l l e r l i s t :
209 c o n t r o l l e r . writeDuty (1800 ,1)
210 c o n t r o l l e r . writeDuty (1800 ,2)
211 c o n t r o l l e r . writeDuty (1800 ,3)
212 pr in t ”doing IV current sweep ( v i r t u a l p a r a l l e l ) ”
213 sweep current=s t a r t c u r r e n t
214 s t e p s i z e =(stopcurrent−s t a r t c u r r e n t ) /numstep #w i l l be
negat ive i f we stop lower than we s t a r t
215 e load . setMode ( ”CURR” )
216 e load . setS lew (2000000)
217 e load . setValue ( sweep current )
218 whi le ( sweep current < s topcur r en t ) : #change here i f wanting
to go d i f f e r e n t d i r e c t i o n
219 e load . setValue ( sweep current )
220 f o r x in meterL i s t :
221 x . waitForTr igger ( )
222 time . s l e e p ( 0 . 1 )
223 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
224 e l o ad vo l t a g e=s t r ( meter1 . readData ( ) )
225 e l o ad cu r r en t=s t r ( f l o a t ( meter2 . readData ( ) ) ∗1000 .0 )
226 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
227 pr in t ” e l o ad vo l t a g e : %s ” % e l o ad vo l t a g e
228
229 timestamp = datet ime . datet ime . now( )
230 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ”
) , d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
231 sweep current=sweep current+s t e p s i z e
232 pr in t ( ”IV cur rent sweep done ( v i r t u a l p a r a l l e l ) ” )
233 e load . setMode ( ”CURR” )
234 e load . setValue (STARTUPCURRENT)
235
236 #############################
237 de f centralizedMPPT ( s t a r t cu r r en t , s topcurrent , numstep , f ) :
238 s t e p s i z e =(stopcurrent−s t a r t c u r r e n t ) /numstep #w i l l be
negat ive i f we stop lower than we s t a r t
239 MPPTPing( c o n t r o l l e r l i s t )
240 pr in t ”doing IV current sweep ( c e n t r a l i z e d MPPT)”
241 e load . setMode ( ”CURR” )
242 e load . setS lew (2000000)
243 sweep current=s t a r t c u r r e n t
244 whi le ( sweep current < s topcur r en t ) : #change here i s wanting
to go d i f f e r e n t d i r e c t i o n
245 e load . setValue ( sweep current )
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246 time . s l e e p ( 0 . 1 )
247 f i l ename=”%s sweep3 duty I%s . dat” % ( roo t f i l ename , i n t (
sweep current ∗100) )
248 f duty=open ( fo ldername + ”/” + f i l ename , ”w” )
249 f o r c o n t r o l l e r in c o n t r o l l e r l i s t :
250 c o n t r o l l e r . writeDuty (1800 ,1)
251 c o n t r o l l e r . writeDuty (1800 ,2)
252 c o n t r o l l e r . writeDuty (1800 ,3)
253 mppt i t e r a t i on s=1
254 whi le ( mppt i t e r a t i on s <= CENTRALIZED ITERATIONS) :
255 pr in t ”No.%s ” % mppt i t e r a t i on s
256 f o r c o n t r o l l e r in c o n t r o l l e r l i s t :
257 f o r channel in range (1 , 4 ) :
258 f o r x in meterL i s t :
259 x . waitForTr igger ( )
260 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
261 s t r i n g v o l t a g e o l d=f l o a t ( meter1 . readData ( ) )
262 pr in t ” c o n t r o l l e r :%s channel :%s duty:%s
o ld Vs t r i ng : %s cur rent d i r e c :%s ” %( c o n t r o l l e r . addr ,
channel , c o n t r o l l e r . d [ channel −1] , s t r i n g v o l t a g e o l d ,
c o n t r o l l e r . d i r e c t i o n [ channel −1])
263 c o n t r o l l e r . d [ channel−1]= c o n t r o l l e r . d [ channel
−1]+ c o n t r o l l e r . d i r e c t i o n [ channel −1]∗MPPT STEP SIZE
264 c o n t r o l l e r . writeDuty ( c o n t r o l l e r . d [ channel
−1] , channel )
265 time . s l e e p ( 0 . 0 5 )
266 f o r x in meterL i s t :
267 x . waitForTr igger ( )
268 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
269 s t r i n g vo l t a g e new=f l o a t ( meter1 . readData ( ) )
270 i f ( s t r i ng vo l t age new<=s t r i n g v o l t a g e o l d ) :
271 c o n t r o l l e r . d i r e c t i o n [ channel−1]=−1∗
c o n t r o l l e r . d i r e c t i o n [ channel −1]
272 pr in t ” c o n t r o l l e r :%s channel :%s duty:%s
new Vstring : %s new d i r e c :%s ” %( c o n t r o l l e r . addr , channel ,
c o n t r o l l e r . d [ channel −1] , s t r i ng vo l t age new , c o n t r o l l e r .
d i r e c t i o n [ channel −1])
273 f duty . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s \n” % (
mppt i t e ra t i ons , d e l im i t e r , c o n t r o l l e r 1 . d [ 0 ] , d e l im i t e r ,
c o n t r o l l e r 1 . d [ 1 ] , d e l im i t e r , c o n t r o l l e r 1 . d [ 2 ] , d e l im i t e r ,
c o n t r o l l e r 2 . d [ 0 ] , d e l im i t e r , c o n t r o l l e r 2 . d [ 1 ] ) )
274 mppt i t e r a t i on s=mppt i t e r a t i on s+1
275
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276 f o r x in meterL i s t :
277 x . waitForTr igger ( )
278 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
279 e l o ad vo l t a g e=s t r ( meter1 . readData ( ) )
280 e l o ad cu r r en t=s t r ( f l o a t ( meter2 . readData ( ) ) ∗1000 .0 )
281 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
282 pr in t ” e l o ad vo l t a g e : %s ” % e l o ad vo l t a g e
283 timestamp = datet ime . datet ime . now( )
284 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ”
) , d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
285 sweep current=sweep current+s t e p s i z e
286 f duty . c l o s e ( )
287
288 pr in t ( ”MPPT IV current sweep done” )
289 e load . setMode ( ”CURR” )




294 de f distributedMPPT ( s t a r t cu r r en t , s topcurrent , numstep , f ) :
295 s t e p s i z e =(stopcurrent−s t a r t c u r r e n t ) /numstep #w i l l be
negat ive i f we stop lower than we s t a r t
296 MPPTPing( c o n t r o l l e r l i s t )
297 pr in t ”doing IV current sweep ( d i s t r i b u t e d MPPT)”
298 e load . setMode ( ”CURR” )
299 e load . setS lew (2000000)
300 sweep current=s t a r t c u r r e n t
301 whi le ( sweep current < s topcur r en t ) : #change here i s wanting
to go d i f f e r e n t d i r e c t i o n
302 e load . setValue ( sweep current )
303 time . s l e e p ( 0 . 1 )
304 f i l ename=”%s du ty I%s . dat” % ( roo t f i l ename , i n t (
sweep current ∗100) )
305 f duty=open ( fo ldername + ”/” + f i l ename , ”w” )
306 f i l ename=”%s du ty I%s power . dat” % ( roo t f i l ename , i n t (
sweep current ∗100) )
307 f power=open ( fo ldername + ”/” + f i l ename , ”w” )
308 f ind mpp ( c o n t r o l l e r l i s t , D l i s t , f duty , f power ,
DISTRIBUTED ITERATIONS)
309
310 f o r x in meterL i s t :
311 x . waitForTr igger ( )
312 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
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313 e l o ad vo l t a g e=s t r ( meter1 . readData ( ) )
314 e l o ad cu r r en t=s t r ( f l o a t ( meter2 . readData ( ) ) ∗1000 .0 )
315 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
316 pr in t ” e l o ad vo l t a g e : %s ” % e l o ad vo l t a g e
317 timestamp = datet ime . datet ime . now( )
318 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ”
) , d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
319 sweep current=sweep current+s t e p s i z e
320 f duty . c l o s e ( )
321 pr in t ”MPPT IV current sweep done”
322 e load . setMode ( ”CURR” )
323 e load . setValue (STARTUPCURRENT)
324
325 #############Dis t r ibu t ed a lgor i thm#################
326 de f find mpp ( c o n t r o l l e r l i s t , D l i s t , f duty , f power , num iter ) :
327 D1= np . array ( [ [ D l i s t [ 0 ] ] , [ D l i s t [ 1 ] ] , [ D l i s t [ 2 ] ] , [ D l i s t
[ 3 ] ] , [ D l i s t [ 4 ] ] ] )
328 D2= np . array ( [ [ D l i s t [ 0 ] ] , [ D l i s t [ 1 ] ] , [ D l i s t [ 2 ] ] , [ D l i s t
[ 3 ] ] , [ D l i s t [ 4 ] ] ] )
329 D3= np . array ( [ [ D l i s t [ 0 ] ] , [ D l i s t [ 1 ] ] , [ D l i s t [ 2 ] ] , [ D l i s t
[ 3 ] ] , [ D l i s t [ 4 ] ] ] )
330 D4= np . array ( [ [ D l i s t [ 0 ] ] , [ D l i s t [ 1 ] ] , [ D l i s t [ 2 ] ] , [ D l i s t
[ 3 ] ] , [ D l i s t [ 4 ] ] ] )
331 D5= np . array ( [ [ D l i s t [ 0 ] ] , [ D l i s t [ 1 ] ] , [ D l i s t [ 2 ] ] , [ D l i s t
[ 3 ] ] , [ D l i s t [ 4 ] ] ] )
332 D= np . vstack ( [D1 ,D2 ,D3 ,D4 ,D5 ] )
333 # number o f c onve r t e r s
334 Nc = 5
335 # graph l ap l a c i a n r ep r e s en t i ng exchange o f i n f o between DPPs
336 L = np . array ( [ [ 1 , −1 , 0 , 0 , 0 ] , [−1 ,2 ,−1 ,0 ,0 ] , [0 ,−1 ,2 ,−1 ,0 ] ,
[0 ,0 ,−1 ,2 ,−1] , [ 0 , 0 , 0 , −1 , 1 ] ] )
337 Lt i l d e = np . kron (L , np . i d e n t i t y (Nc) )
338 z = np . z e r o s ( (Nc∗Nc , 1 ) )
339 f o r k in range (1 , num iter ) :
340 (D, z , u ) = upd a t e c o n t r o l l e r s t a t e s ( Lt i lde ,D, z )
341 pr in t ” I t e r n a t i o n :%s ” %k
342 pr in t ”D: ”
343 pr in t ”D1:%s , D2:%s , D3:%s , D4:%s , D5:%s ” %(D. item (0) ,D.
item (6) ,D. item (12) ,D. item (18) ,D. item (24) )
344 D = np . array ( [ [ r ound in t ege r (D. item (0) ) ] , [ r ound in t ege r (
D. item (1) ) ] , [ r ound in t ege r (D. item (2) ) ] , [ r ound in t ege r (D. item
(3) ) ] , [ r ound in t ege r (D. item (4) ) ] , [ r ound in t ege r (D. item (5) ) ] , [
r ound in t ege r (D. item (6) ) ] , [ r ound in t ege r (D. item (7) ) ] , [
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r ound in t ege r (D. item (8) ) ] , [ r ound in t ege r (D. item (9) ) ] , [
r ound in t ege r (D. item (10) ) ] , [ r ound in t ege r (D. item (11) ) ] , [
r ound in t ege r (D. item (12) ) ] , [ r ound in t ege r (D. item (13) ) ] , [
r ound in t ege r (D. item (14) ) ] , [ r ound in t ege r (D. item (15) ) ] , [
r ound in t ege r (D. item (16) ) ] , [ r ound in t ege r (D. item (17) ) ] , [
r ound in t ege r (D. item (18) ) ] , [ r ound in t ege r (D. item (19) ) ] , [
r ound in t ege r (D. item (20) ) ] , [ r ound in t ege r (D. item (21) ) ] , [
r ound in t ege r (D. item (22) ) ] , [ r ound in t ege r (D. item (23) ) ] , [
r ound in t ege r (D. item (24) ) ] ] )
345 pr in t ”Quantized D: ”
346 pr in t ”D1:%s , D2:%s , D3:%s , D4:%s , D5:%s ” %(D. item (0) ,D.
item (6) ,D. item (12) ,D. item (18) ,D. item (24) )
347 c o n t r o l l e r 1 . writeDuty (D. item (0) ,1 )
348 c o n t r o l l e r 1 . writeDuty (D. item (6) ,2 )
349 c o n t r o l l e r 1 . writeDuty (D. item (12) ,3 )
350 c o n t r o l l e r 2 . writeDuty (D. item (18) ,1 )
351 c o n t r o l l e r 2 . writeDuty (D. item (24) ,2 )
352
353 f duty . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%
s%s%s%s%s%s%s%s%s%s \n” % ( k , de l im i t e r , D. item (0) , d e l im i t e r ,
D. item (6) , d e l im i t e r , D. item (12) , d e l im i t e r , D. item (18) ,
d e l im i t e r , D. item (24) , d e l im i t e r , u . item (0) , d e l im i t e r , u . item (1)
, d e l im i t e r , u . item (2) , d e l im i t e r , u . item (3) , d e l im i t e r , u . item (4) ,
d e l im i t e r , u . item (5) , d e l im i t e r , u . item (6) , d e l im i t e r , u . item (7) ,
d e l im i t e r , u . item (8) , d e l im i t e r , u . item (9) , d e l im i t e r , u . item (10) ,
d e l im i t e r , u . item (11) , d e l im i t e r , u . item (12) , d e l im i t e r , u . item
(13) , d e l im i t e r , u . item (14) , d e l im i t e r , u . item (15) , d e l im i t e r , u .
item (16) , d e l im i t e r , u . item (17) , d e l im i t e r , u . item (18) , d e l im i t e r ,
u . item (19) , d e l im i t e r , u . item (20) , d e l im i t e r , u . item (21) ,
d e l im i t e r , u . item (22) , d e l im i t e r , u . item (23) , d e l im i t e r , u . item
(24) ) )
354 #measure power a f t e r steady s t a t e ( f o r t r a ck ing
e f f i c i e n c y )
355 i f (k>0.8∗DISTRIBUTED ITERATIONS) :
356 submodule power sum=0
357 f o r i in range (0 , 20 ) :
358 f o r x in meterL i s t :
359 x . waitForTr igger ( )
360 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
361 submodule voltage=f l o a t ( meter1 . readData ( ) )
362 submodule current=f l o a t ( meter2 . readData ( ) )
∗1000.0
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363 submodule power= submodule current ∗
submodule voltage
364 submodule power sum=submodule power sum+
submodule power
365 submodule power sum=s t r ( submodule power sum /20 .0 )
366 timestamp = datet ime . datet ime . now( )
367 f . wr i t e ( ”%s%s%s \n” % ( k , de l im i t e r ,
submodule power sum ) )
368
369 de f g e t v a l u e ph i f u n c t i o n s ( ) :
370 # get a l l th ree vo l t ag e s
371 return number=0
372 whi le ( return number !=1) :
373 [ return number , i , j , k , l ,m, n]= c o n t r o l l e r 1 . vo l tage update ( )
374 return number=0
375 whi le ( return number !=1) :
376 [ return number , i , j , k , l ,m, n]= c o n t r o l l e r 2 . vo l tage update ( )
377 re turn ( c o n t r o l l e r 1 . v [ 0 ] + 0 .5∗ c o n t r o l l e r 1 . v [ 1 ] , 0 . 5 ∗
c o n t r o l l e r 1 . v [ 1 ] + 0 .5∗ c o n t r o l l e r 1 . v [ 2 ] , 0 . 5 ∗ c o n t r o l l e r 1 . v [ 2 ]
+ 0 .5∗ c o n t r o l l e r 2 . v [ 0 ] , 0 . 5 ∗ c o n t r o l l e r 2 . v [ 0 ] + 0 .5∗ c o n t r o l l e r 2
. v [ 1 ] , 0 .5∗ c o n t r o l l e r 2 . v [ 1 ] + c o n t r o l l e r 2 . v [ 2 ] )
378
379 de f u pd a t e c o n t r o l l e r s t a t e s ( Lt i lde ,D, z ) :
380 Nc=5
381 # re s o l u t i o n o f duty r a t i o command (˜1/1800)
382 Dres = 5
383 # tuning f a c t o r f o r a lgor i thm
384 gamma = 15.0
385 de l t a = 0 .1
386 # amount o f time in seconds to wait f o r steady s t a t e
387 delay =0.002
388 # perturb DPP 1 po s i t i v e y
389 c o n t r o l l e r 1 . writeDuty (D. item (0) + Dres , 1 )
390 # wait f o r steady s t a t e ?
391 time . s l e e p ( de lay )
392 # get value o f phi f unc t i on s f o r DPP1 po s i t i v e perturb
393 ( phi11p , phi21p , phi31p , phi41p , phi51p ) =
g e t v a l u e ph i f u n c t i o n s ( )
394 #pr in t ”phi11p :%s , phi21p :%s , phi31p :%s , phi41p :%s , phi51p :%
s ” %(phi11p , phi21p , phi31p , phi41p , phi51p )
395 # perturb DPP 1 nega t i v e l y
396 c o n t r o l l e r 1 . writeDuty (D. item (0) − Dres , 1 )
397 # wait f o r steady s t a t e ?
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398 time . s l e e p ( de lay )
399 # get value o f phi f unc t i on s f o r DPP1 negat ive perturb
400 ( phi11n , phi21n , phi31n , phi41n , phi51n ) =
g e t v a l u e ph i f u n c t i o n s ( )
401 #pr in t ”phi11n :%s , phi21n :%s , phi31n :%s , phi41n :%s , phi51n :%
s ” %(phi11n , phi21n , phi31n , phi41n , phi51n )
402 #undo perturb to DPP1
403 c o n t r o l l e r 1 . writeDuty (D. item (0) ,1 )
404
405 # perturb DPP 2 p o s i t i v e l y
406 c o n t r o l l e r 1 . writeDuty (D. item (6) + Dres , 2 )
407 # wait f o r steady s t a t e ?
408 time . s l e e p ( de lay )
409 # get value o f phi f unc t i on s f o r DPP2 po s i t i v e perturb
410 ( phi12p , phi22p , phi32p , phi42p , phi52p ) =
g e t v a l u e ph i f u n c t i o n s ( )
411 #pr in t ”phi12p :%s , phi22p :%s , phi32p :%s , phi42p :%s , phi52p :%
s ” %(phi12p , phi22p , phi32p , phi42p , phi52p )
412 # perturb DPP 2 nega t i v e l y
413 c o n t r o l l e r 1 . writeDuty (D. item (6) − Dres , 2 )
414 # wait f o r steady s t a t e ?
415 time . s l e e p ( de lay )
416 # get value o f phi f unc t i on s f o r DPP2 negat ive perturb
417 ( phi12n , phi22n , phi32n , phi42n , phi52n ) =
g e t v a l u e ph i f u n c t i o n s ( )
418 #pr in t ”phi12n :%s , phi22n :%s , phi32n :%s , phi42n :%s , phi52n :%
s ” %(phi12n , phi22n , phi32n , phi42n , phi52n )
419 #undo perturb to DPP2
420 c o n t r o l l e r 1 . writeDuty (D. item (6) ,2 )
421
422 # perturb DPP 3 p o s i t i v e l y
423 c o n t r o l l e r 1 . writeDuty (D. item (12) + Dres , 3 )
424 # wait f o r steady s t a t e ?
425 time . s l e e p ( de lay )
426 # get value o f phi f unc t i on s f o r DPP3 po s i t i v e perturb
427 ( phi13p , phi23p , phi33p , phi43p , phi53p ) =
g e t v a l u e ph i f u n c t i o n s ( )
428 #pr in t ”phi13p :%s , phi23p :%s , phi33p :%s , phi43p :%s , phi53p :%
s ” %(phi13p , phi23p , phi33p , phi43p , phi53p )
429 # perturb DPP 3 nega t i v e l y
430 c o n t r o l l e r 1 . writeDuty (D. item (12) − Dres , 3 )
431 # wait f o r steady s t a t e ?
432 time . s l e e p ( de lay )
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433 # get value o f phi f unc t i on s f o r DPP3 negat ive perturb
434 ( phi13n , phi23n , phi33n , phi43n , phi53n ) =
g e t v a l u e ph i f u n c t i o n s ( )
435 #pr in t ”phi13n :%s , phi23n :%s , phi33n :%s , phi43n :%s , phi53n :%
s ” %(phi13n , phi23n , phi33n , phi43n , phi53n )
436 #undo perturb to DPP3
437 c o n t r o l l e r 1 . writeDuty (D. item (12) ,3 )
438
439 # perturb DPP 4 p o s i t i v e l y
440 c o n t r o l l e r 2 . writeDuty (D. item (18) + Dres , 1 )
441 # wait f o r steady s t a t e ?
442 time . s l e e p ( de lay )
443 # get value o f phi f unc t i on s f o r DPP4 po s i t i v e perturb
444 ( phi14p , phi24p , phi34p , phi44p , phi54p ) =
g e t v a l u e ph i f u n c t i o n s ( )
445 #pr in t ”phi14p :%s , phi24p :%s , phi34p :%s , phi44p :%s , phi54p :%
s ” %(phi14p , phi24p , phi34p , phi44p , phi54p )
446 # perturb DPP 4 nega t i v e l y
447 c o n t r o l l e r 2 . writeDuty (D. item (18) − Dres , 1 )
448 # wait f o r steady s t a t e ?
449 time . s l e e p ( de lay )
450 # get value o f phi f unc t i on s f o r DPP4 negat ive perturb
451 ( phi14n , phi24n , phi34n , phi44n , phi54n ) =
g e t v a l u e ph i f u n c t i o n s ( )
452 #pr in t ”phi14n :%s , phi24n :%s , phi34n :%s , phi44n :%s , phi54n :%
s ” %(phi14n , phi24n , phi34n , phi44n , phi54n )
453 #undo perturb to DPP4
454 c o n t r o l l e r 2 . writeDuty (D. item (18) , 1)
455
456 # perturb DPP 5 p o s i t i v e l y
457 c o n t r o l l e r 2 . writeDuty (D. item (24) + Dres , 2 )
458 # wait f o r steady s t a t e ?
459 time . s l e e p ( de lay )
460 # get value o f phi f unc t i on s f o r DPP5 po s i t i v e perturb
461 ( phi15p , phi25p , phi35p , phi45p , phi55p ) =
g e t v a l u e ph i f u n c t i o n s ( )
462 #pr in t ”phi15p :%s , phi25p :%s , phi35p :%s , phi45p :%s , phi55p :%
s ” %(phi15p , phi25p , phi35p , phi45p , phi55p )
463 # perturb DPP 5 nega t i v e l y
464 c o n t r o l l e r 2 . writeDuty (D. item (24) − Dres , 2 )
465 # wait f o r steady s t a t e ?
466 time . s l e e p ( de lay )
467 # get value o f phi f unc t i on s f o r DPP5 negat ive perturb
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468 ( phi15n , phi25n , phi35n , phi45n , phi55n ) =
g e t v a l u e ph i f u n c t i o n s ( )
469 #pr in t ”phi15n :%s , phi25n :%s , phi35n :%s , phi45n :%s , phi55n :%
s ” %(phi15n , phi25n , phi35n , phi45n , phi55n )
470 #undo perturb to DPP5
471 c o n t r o l l e r 2 . writeDuty (D. item (24) ,2 )
472
473
474 # compute input vec to r (˜ p a r t i a l s o f phi f unc t i on s )
475 u = np . array ( [ [ ( phi11p−phi11n ) / (2 . 0∗Dres ) ] , [ ( phi12p−phi12n )
/ (2 . 0∗Dres ) ] , [ ( phi13p−phi13n ) / (2 . 0∗Dres ) ] , [ ( phi14p−phi14n )
/ (2 . 0∗Dres ) ] , [ ( phi15p−phi15n ) / (2 . 0∗Dres ) ] , [ ( phi21p−phi21n )
/ (2 . 0∗Dres ) ] , [ ( phi22p−phi22n ) / (2 . 0∗Dres ) ] , [ ( phi23p−phi23n )
/ (2 . 0∗Dres ) ] , [ ( phi24p−phi24n ) / (2 . 0∗Dres ) ] , [ ( phi25p−phi25n )
/ (2 . 0∗Dres ) ] , [ ( phi31p−phi31n ) / (2 . 0∗Dres ) ] , [ ( phi32p−phi32n )
/ (2 . 0∗Dres ) ] , [ ( phi33p−phi33n ) / (2 . 0∗Dres ) ] , [ ( phi34p−phi34n )
/ (2 . 0∗Dres ) ] , [ ( phi35p−phi35n ) / (2 . 0∗Dres ) ] , [ ( phi41p−phi41n )
/ (2 . 0∗Dres ) ] , [ ( phi42p−phi42n ) / (2 . 0∗Dres ) ] , [ ( phi43p−phi43n )
/ (2 . 0∗Dres ) ] , [ ( phi44p−phi44n ) / (2 . 0∗Dres ) ] , [ ( phi45p−phi45n )
/ (2 . 0∗Dres ) ] , [ ( phi51p−phi51n ) / (2 . 0∗Dres ) ] , [ ( phi52p−phi52n )
/ (2 . 0∗Dres ) ] , [ ( phi53p−phi53n ) / (2 . 0∗Dres ) ] , [ ( phi54p−phi54n )
/ (2 . 0∗Dres ) ] , [ ( phi55p−phi55n ) / (2 . 0∗Dres ) ] ] )
476 #pr in t ”u : ”
477 #pr in t u
478 # compute part a o f update
479 a = np . dot ( ( np . i d e n t i t y (Nc∗Nc) − de l t a ∗ Lt i l d e ) ,D)
480 # compute part b o f update
481 b = np . dot ( de l t a ∗Lt i lde , z )
482 # compute part c o f update
483 c = gamma∗ de l t a ∗u
484 # compute part d o f upate
485 d = np . dot ( de l t a ∗Lt i lde ,D)
486
487 # f ind update f o r D and z s t a t e s
488 dNext = a − b + c
489 zNext = z + d
490 re turn ( dNext , zNext , u)
491
492 #================================
493 # MAIN PROGRAM
494 #================================
495
496 r o o t f i l e name = sys . argv [ 1 ]
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497
498 handle = aa open (PORT)
499 i f ( handle <= 0) :
500 pr in t ”Unable to open Aardvark dev i ce on port %d” % PORT
501 pr in t ”Error code = %d” % handle
502 sys . e x i t ( )
503
504 # Ensure that the I2C subsystem i s enabled , a l s o do I2C
505 #aa con f i gu r e ( handle , AA CONFIG SPI I2C)
506 aa con f i gu r e ( handle , AA CONFIG GPIO I2C)
507
508 # Enable the I2C bus pul lup r e s i s t o r s ( 2 . 2 k r e s i s t o r s ) .
509 # This command i s only e f f e c t i v e on v2 . 0 hardware or g r e a t e r .
510 # The pul lup r e s i s t o r s on the v1 .02 hardware are enabled by
de f au l t .
511 aa i 2 c pu l l up ( handle , AA I2C PULLUP BOTH)
512
513 # Enable the Aardvark adapter ’ s power supply .
514 # This command i s only e f f e c t i v e on v2 . 0 hardware or g r e a t e r .
515 # The power p ins on the v1 .02 hardware are not enabled by
de f au l t .
516 aa targe t power ( handle , AATARGETPOWERBOTH)
517
518 # Set the b i t r a t e
519 b i t r a t e = a a i 2 c b i t r a t e ( handle , I2C BITRATE)
520 pr in t ” B i t r a t e s e t to %d kHz” % b i t r a t e
521
522 de l im i t e r=’ , ’
523 t=time . s t r f t ime ( ’%Y%m%d ’ )
524 c u r r e n t d i r e c t o r y=os . cu rd i r
525 pr in t ”Current d i r e c t o r y : %s ” % cu r r e n t d i r e c t o r y
526 fo ldername=cu r r e n t d i r e c t o r y + ”/data/” + t
527 pr in t fo ldername
528 i f not os . path . e x i s t s ( fo ldername ) :
529 os . makedirs ( fo ldername )
530
531 heade r s t r i n g=(” time” , ” i l o ad ” , ” vload \n” )
532 header st r ing VP=(”addr” , ” time” , ”Vin” , ”Vout” , ”duty” , ”
sweep current \n” )
533 header s t r ing mppt=(”addr” , ” time” , ”vout” , ” vin ” , ” v i n o l d ” , ”
duty” , ” d i r e c t i o n ” , ” cur rent \n” )
534
535 addrL i s t = [ADDR1,ADDR2]
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536
537 #duty i s 0−360
538 c o n t r o l l e r 1=c o n t r o l l e r ( handle , ADDR1, 1800 , NUMREADS, debug )
539 c o n t r o l l e r 2=c o n t r o l l e r ( handle , ADDR2, 1800 , NUMREADS, debug )
540
541 c o n t r o l l e r l i s t =[ c on t r o l l e r 1 , c o n t r o l l e r 2 ]
542
543
544 gpib = p r o l o g i x s e r i a l ( port=”/dev/ttyUSB0” , baud=115200 , debug=
False , t imeout=5)
545 e load= pro log ix 6060b ( p ro l o g i x=gpib , addr=4, mode=”VOLT” , rang=”
20” , debug=False )
546 power supply 5=pro l og ix 6632a ( p ro l o g i x=gpib , addr=5,debug=False )
547 power supply 6=pro l og ix 6632a ( p ro l o g i x=gpib , addr=6,debug=False )
548 power supply 7=pro l og ix 6632a ( p ro l o g i x=gpib , addr=7,debug=False )
549 power supply 8=pro l og ix 6632a ( p ro l o g i x=gpib , addr=8,debug=False )
550 power supply 9=pro l og ix 6632a ( p ro l o g i x=gpib , addr=9,debug=False )
551 power supply 10=pro log ix 6632a ( p ro l o g i x=gpib , addr=10,debug=
False )
552 power supply 11=pro log ix 6632a ( p ro l o g i x=gpib , addr=11,debug=
False )




556 meter1 = pro log ix 34401a ( p ro l o g i x=gpib , addr=21, mode=”VOLT” ,
maxrange=”25” , nplc=”1” , debug=False )
557 meter2 = pro log ix 34401a ( p ro l o g i x=gpib , addr=22, mode=”VOLT” ,
maxrange=”1” , nplc=”1” , debug=False )
558
559 meterLi s t = [ meter1 , meter2 ]
560 meter addrL i s t =[21 ,22 ]
561 s c a l e L i s t = [ 1 , 1000 ]
562 f o r x in meterL i s t :
563 x . waitForTr igger ( )
564 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
565 e l o ad vo l t a g e=f l o a t ( meter1 . readData ( ) )
566 e l o ad cu r r en t=f l o a t ( meter2 . readData ( ) ) ∗1000.0
567 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
568 pr in t ” e l o ad vo l t a g e : %s ” % e l o ad vo l t a g e
569
570 #always make sure turn on power supply to c o n t r o l l e r f i r s t
571 power supply 11 . s e tVo l tage (10)
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572 power supply 11 . setCurrent (1 )
573 power supply 11 . a c t i v a t e ( )
574 time . s l e e p (1 )
575 power supply 12 . s e tVo l tage (10)
576 power supply 12 . setCurrent (1 )
577 power supply 12 . a c t i v a t e ( )
578 time . s l e e p (1 )
579
580 e load . setMode ( ”CURR” )
581 e load . setValue (STARTUPCURRENT)
582
583 power supply 5 . s e tVo l tage (14)
584 power supply 5 . setCurrent ( i n s o l a t i o n [ 0 ] )
585 power supply 6 . s e tVo l tage (14)
586 power supply 6 . setCurrent ( i n s o l a t i o n [ 1 ] )
587 power supply 7 . s e tVo l tage (14)
588 power supply 7 . setCurrent ( i n s o l a t i o n [ 2 ] )
589 power supply 8 . s e tVo l tage (14)
590 power supply 8 . setCurrent ( i n s o l a t i o n [ 3 ] )
591 power supply 9 . s e tVo l tage (14)
592 power supply 9 . setCurrent ( i n s o l a t i o n [ 4 ] )
593 power supply 10 . s e tVo l tage (14)
594 power supply 10 . setCurrent ( i n s o l a t i o n [ 5 ] )
595
596 power supply 6 . a c t i v a t e ( )
597 power supply 5 . a c t i v a t e ( )
598 power supply 7 . a c t i v a t e ( )
599 power supply 8 . a c t i v a t e ( )
600 power supply 9 . a c t i v a t e ( )
601 power supply 10 . a c t i v a t e ( )




606 f i l ename pane l= ”%s data%s . dat” % ( roo t f i l ename , ” panel ” )
607 f p an e l=open ( fo ldername + ”/” + f i l ename pane l , ”w” )
608 f i l ename= ”%s data%s . dat” % ( roo t f i l ename , ”sweep1” )
609 f=open ( fo ldername + ”/” + f i l ename , ”w” )
610 IVSweep (STARTCURRENT, STOPCURRENT,NUMSTEPS, f , f p an e l )
611 f . c l o s e ( )




615 power supply 10 . d ea c t i va t e ( )
616 power supply 9 . d ea c t i va t e ( )
617 power supply 8 . d ea c t i va t e ( )
618 power supply 12 . d ea c t i va t e ( )
619 power supply 7 . d ea c t i va t e ( )
620 power supply 6 . d ea c t i va t e ( )
621 power supply 5 . d ea c t i va t e ( )
622 power supply 11 . d ea c t i va t e ( )
623
624
625 raw input ( ’Make sure conver t e r i s a l l connected and pre s s ente r ’
)
626
627 power supply 11 . d ea c t i va t e ( )
628 power supply 12 . d ea c t i va t e ( )
629 power supply 6 . a c t i v a t e ( )
630 power supply 5 . a c t i v a t e ( )
631 power supply 7 . a c t i v a t e ( )
632 power supply 8 . a c t i v a t e ( )
633 power supply 9 . a c t i v a t e ( )
634 power supply 10 . a c t i v a t e ( )
635 time . s l e e p (1 )
636
637 #time . s l e e p (60∗50)
638 #sweep2
639 f i l ename= ”%s data%s . dat” % ( roo t f i l ename , ”sweep2” )
640 f=open ( fo ldername + ”/” + f i l ename , ”w” )
641 IVSweep VP(STARTCURRENTVP, STOPCURRENTVP,NUMSTEPS VP, f )
642 f . c l o s e ( )
643
644 #sweep3
645 f i l ename= ”%s data%s . dat” % ( roo t f i l ename , ”sweep3” )
646 f=open ( fo ldername + ”/” + f i l ename , ”a” )
647 centralizedMPPT (STARTCURRENTMPPT, STOPCURRENTMPPT,
NUMSTEPSMPPT, f )
648 f . c l o s e ( )
649
650 #sweep4
651 f i l ename= ”%s data%s . dat” % ( roo t f i l ename , ”sweep4” )
652 f=open ( fo ldername + ”/” + f i l ename , ”a” )
653 distributedMPPT (STARTCURRENTMPPT, STOPCURRENTMPPT,
NUMSTEPSMPPT, f )





658 e load . setMode ( ”CURR” )
659 e load . setValue (STARTUPCURRENT)
660 a a c l o s e ( handle )
661 power supply 10 . d ea c t i va t e ( )
662 power supply 9 . d ea c t i va t e ( )
663 power supply 8 . d ea c t i va t e ( )
664 power supply 12 . d ea c t i va t e ( )
665 power supply 7 . d ea c t i va t e ( )
666 power supply 6 . d ea c t i va t e ( )
667 power supply 5 . d ea c t i va t e ( )
668 power supply 11 . d ea c t i va t e ( )
669 time . s l e e p (1 )
670 pr in t ”program ends”
671
672 p l t . show ( )
appendix/centralized/5converter.py
D.2 Distributed Implementation
This part of python code works with the mirco-controller C code in Ap-
pendix C.2







8 import datet ime
9 #from aardvark32 . aardvark py import ∗
10 from aardvark64 . aardvark py import ∗
11 from array import array
12 from pi lawa ins t ruments import ∗
13 import os
14 import g lob
15 import numpy as np







22 BUFFER SIZE = 65535
23 SLAVE RESP SIZE = 26
24 INTERVAL TIMEOUT = 100000
25 I2C BITRATE = 400






32 MAXRESENDS=3 #number o f t imes to resend an i 2 c message i f the
count read i s not c o r r e c t
33 debug=False
34 NUMREADS = 20 # number o f reads f o r the ADC on each sampling
i n t e r v a l
35 DUTYMIN = 1650
36 DUTYMAX = 1950
37 i n s o l a t i o n = [ 5 . 0 , 5 . 0 , 4 . 0 , 4 . 0 , 2 . 5 , 2 . 5 ]
38
39
40 READDELAY=0.2 #minimum seems to be 0 .05 to prevent hangups
41 V DIVIDER=(130.0+10.0) /10 .0
42









52 command string=(”NOCOMMAND” , ”DUTYCOMMANDPWM1” , ”
















66 D l i s t =[1800 ,1800 ,1800 ,1800 ,1800 ]








75 de f round in t ege r (number ) :
76 re turn i n t (number+0.5)
77
78 de f MPPTPing( c o n v e r t e r l i s t ) :
79 c o n v e r t e r a l i v e=0
80 whi le c o n v e r t e r a l i v e < l en ( c o n v e r t e r l i s t ) :
81 c o n v e r t e r a l i v e=0
82 f o r x in c o n v e r t e r l i s t :
83 time . s l e e p ( 0 . 2 )
84 pr in t ” Es t ab l i s h i ng communication to addr %s . . . . . . ”
%x . addr
85 time . s l e e p ( 0 . 2 )
86 r e tu rn va lu e = x . ping ( )
87 i f r e tu rn va lu e == 1 :
88 c o n v e r t e r a l i v e = c onv e r t e r a l i v e + 1
89 pr in t ”addr %s responds ” %x . addr









98 r o o t f i l e name = sys . argv [ 1 ]
99
100 handle = aa open (PORT)
101 i f ( handle <= 0) :
102 pr in t ”Unable to open Aardvark dev i ce on port %d” % PORT
103 pr in t ”Error code = %d” % handle
104 sys . e x i t ( )
105
106 # Ensure that the I2C subsystem i s enabled , a l s o do I2C
107 aa con f i gu r e ( handle , AA CONFIG GPIO I2C)
108
109 # Enable the I2C bus pul lup r e s i s t o r s ( 2 . 2 k r e s i s t o r s ) .
110 # This command i s only e f f e c t i v e on v2 . 0 hardware or g r e a t e r .
111 # The pul lup r e s i s t o r s on the v1 .02 hardware are enabled by
de f au l t .
112 aa i 2 c pu l l up ( handle , AA I2C PULLUP BOTH)
113
114 # Enable the Aardvark adapter ’ s power supply .
115 # This command i s only e f f e c t i v e on v2 . 0 hardware or g r e a t e r .
116 # The power p ins on the v1 .02 hardware are not enabled by
de f au l t .
117 aa targe t power ( handle , AATARGETPOWERBOTH)
118
119 # f r e e the I2C from a held bus condi t ion , i f any
120 a a i 2 c f r e e b u s ( handle )
121
122 # Set the s l av e response
123 s l a v e r e s p = array ( ’B ’ , [ 0 f o r i in range (SLAVE RESP SIZE) ] )
124 f o r i in range (SLAVE RESP SIZE) :
125 s l a v e r e s p [ i ] = ord ( ’A ’ ) + i




130 de l im i t e r=’ , ’
131 t=time . s t r f t ime ( ’%Y%m%d ’ )
132 c u r r e n t d i r e c t o r y=os . cu rd i r
133 pr in t ”Current d i r e c t o r y : %s ” % cu r r e n t d i r e c t o r y
134 fo ldername=cu r r e n t d i r e c t o r y + ”/data/” + t
135 pr in t fo ldername
136 i f not os . path . e x i s t s ( fo ldername ) :
137 os . makedirs ( fo ldername )
138 gpib = p r o l o g i x s e r i a l ( port=”/dev/ttyUSB0” , baud=115200 , debug=
142
False , t imeout=5)
139 e load= pro log ix 6060b ( p ro l o g i x=gpib , addr=4, mode=”VOLT” , rang=”
20” , debug=False )
140 power supply 5=pro l og ix 6632a ( p ro l o g i x=gpib , addr=5,debug=False )
141 power supply 6=pro l og ix 6632a ( p ro l o g i x=gpib , addr=6,debug=False )
142 power supply 7=pro l og ix 6632a ( p ro l o g i x=gpib , addr=7,debug=False )
143 power supply 8=pro l og ix 6632a ( p ro l o g i x=gpib , addr=8,debug=False )
144 power supply 9=pro l og ix 6632a ( p ro l o g i x=gpib , addr=9,debug=False )
145 power supply 10=pro log ix 6632a ( p ro l o g i x=gpib , addr=10,debug=
False )
146 power supply 11=pro log ix 6632a ( p ro l o g i x=gpib , addr=11,debug=
False )
147 power supply 12=pro log ix 6632a ( p ro l o g i x=gpib , addr=12,debug=
False )
148 meter1 = pro log ix 34401a ( p ro l o g i x=gpib , addr=21, mode=”VOLT” ,
maxrange=”25” , nplc=”1” , debug=False )
149 meter2 = pro log ix 34401a ( p ro l o g i x=gpib , addr=22, mode=”VOLT” ,
maxrange=”1” , nplc=”1” , debug=False )
150 meterLi s t = [ meter1 , meter2 ]
151 meter addrL i s t =[21 ,22 ]
152 s c a l e L i s t = [ 1 , 1000 ]
153 f o r x in meterL i s t :
154 x . waitForTr igger ( )
155 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
156 e l o ad vo l t a g e=f l o a t ( meter1 . readData ( ) )
157 e l o ad cu r r en t=f l o a t ( meter2 . readData ( ) ) ∗1000.0
158 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t




163 # doing bare s t r i n g sweep
164 f i l ename= ”%s s t r i n g swe ep . dat” %roo t f i l e name
165 f=open ( fo ldername + ”/” + f i l ename , ”w” )
166 pr in t ”doing IV cur rent sweep”
167 sweep current=STARTCURRENT
168 s t e p s i z e =(STOPCURRENT−STARTCURRENT)/NUMSTEPS
169 e load . setMode ( ”CURR” )
170 e load . setS lew (2000000)
171 e load . setValue ( sweep current )
172 whi le ( sweep current < s topcur r en t ) :
173 e load . setValue ( sweep current )
174 f o r x in meterL i s t :
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175 x . waitForTr igger ( )
176 time . s l e e p ( 0 . 1 )
177 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
178 e l o ad vo l t a g e=s t r ( meter1 . readData ( ) )
179 e l o ad cu r r en t=s t r ( f l o a t ( meter2 . readData ( ) ) ∗1000 .0 )
180 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
181 pr in t ” e l o ad vo l t a g e : %s ” % e l oad cu r r en t
182
183 timestamp = datet ime . datet ime . now( )
184 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ” ) ,
d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
185 sweep current=sweep current+s t e p s i z e
186 pr in t ( ”IV current sweep done” )
187 e load . setMode ( ”CURR” )
188 e load . setValue (STARTUPCURRENT)
189
190
191 pr in t ( ”Connect DPP conve r t e r s and pr e s s any key to cont inue ” )
192
193
194 # doing dpp sweep
195 f i l ename= ”%s dpp sweep . dat” %roo t f i l e name
196 f=open ( fo ldername + ”/” + f i l ename , ”w” )
197 cu r r en t s t ep=(STOPCURRENTMPPT−STARTCURRENTMPPT)/NUMSTEPSMPPT
198 cur rent=STARTCURRENTMPPT
199 whi le ( cur rent <=STOPCURRENTMPPT) :
200 #always make sure turn on power supply to c o n t r o l l e r f i r s t
201 power supply 11 . s e tVo l tage (10)
202 power supply 11 . setCurrent (1 )
203 power supply 11 . a c t i v a t e ( )
204 power supply 12 . s e tVo l tage (10)
205 power supply 12 . setCurrent (1 )
206 power supply 12 . a c t i v a t e ( )
207 time . s l e e p (1 )
208
209 e load . setMode ( ”CURR” )
210 e load . setValue ( 3 . 3 )
211 power supply 5 . s e tVo l tage (14)
212 power supply 5 . se tCurrent ( i n s o l a t i o n [ 0 ] )
213 power supply 6 . s e tVo l tage (14)
214 power supply 6 . se tCurrent ( i n s o l a t i o n [ 1 ] )
215 power supply 7 . s e tVo l tage (14)
216 power supply 7 . se tCurrent ( i n s o l a t i o n [ 2 ] )
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217 power supply 8 . s e tVo l tage (14)
218 power supply 8 . se tCurrent ( i n s o l a t i o n [ 3 ] )
219 power supply 9 . s e tVo l tage (14)
220 power supply 9 . se tCurrent ( i n s o l a t i o n [ 4 ] )
221 power supply 10 . s e tVo l tage (14)
222 power supply 10 . setCurrent ( i n s o l a t i o n [ 5 ] )
223 power supply 6 . a c t i v a t e ( )
224 power supply 5 . a c t i v a t e ( )
225 power supply 7 . a c t i v a t e ( )
226 power supply 8 . a c t i v a t e ( )
227 power supply 9 . a c t i v a t e ( )
228 power supply 10 . a c t i v a t e ( )
229 time . s l e e p (2 )
230 # Enable the s l av e
231 a a i 2 c s l a v e e n a b l e ( handle , ADDR, 0 , 0)
232
233 f i l ename= ”%s cu r r e n t %s . dat” % ( roo t f i l ename , i n t ( cur rent
∗100) )
234 f d=open ( fo ldername + ”/” + f i l ename , ”w” )
235 f o r i in range (1 ,DISTRIBUTED ITERATIONS+1) :
236 r e s u l t = aa a syn c po l l ( handle , 100000000) #100 s timeout
237 i f ( r e s u l t == AA ASYNC I2C READ) :
238 # Get data wr i t t en by master
239 pr in t ”Rece iv ing in fo rmat ion . . . \ n I t e r a t i o n %s” %i
240 ( num bytes , addr , da ta in ) = a a i 2 c s l a v e r e a d (
handle , BUFFER SIZE)
241 i f ( num bytes < 0) :
242 pr in t ” e r r o r : %s ” % aa s t a t u s s t r i n g ( num read )
243 e l i f ( num bytes==10) : #sent from c on t r o l l e r 1
244 D1=(data in [0]<<8)+data in [ 1 ]
245 D2=(data in [2]<<8)+data in [ 3 ]
246 D3=(data in [4]<<8)+data in [ 5 ]
247 D4=(data in [6]<<8)+data in [ 7 ]
248 D5=(data in [8]<<8)+data in [ 9 ]
249 pr in t ”D1:%s , D2:%s , D3:%s , D4:%s , D5:%s ” %(D1 ,
D2 ,D3 ,D4 ,D5)
250
251 e l s e :
252 pr in t ” ???? r e c e i v e %s bytes ” %num bytes
253 e l s e :
254 pr in t ”No in fo rmat ion r e c e i v ed . . . ”
255 f d . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s \n” % ( i , d e l im i t e r ,
D1 , de l im i t e r , D2 , de l im i t e r , D3 , de l im i t e r , D4 , de l im i t e r ,
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D5) )
256 f d . c l o s e ( )
257 a a i 2 c s l a v e d i s a b l e ( handle )
258 e l o ad vo l t a g e=0
259 e l o ad cu r r en t=0
260 f o r i in range (0 ,100) :
261 f o r x in meterL i s t :
262 x . waitForTr igger ( )
263 gpib . t r i g g e r d e v i c e s ( meter addrL i s t )
264 e l o ad vo l t a g e=e l o ad vo l t a g e+f l o a t ( meter1 . readData ( ) )
265 e l o ad cu r r en t=e l oad cu r r en t+f l o a t ( meter2 . readData ( ) )
∗1000.0
266 e l o ad vo l t a g e=s t r ( e l o ad vo l t a g e /100 .0 )
267 e l o ad cu r r en t=s t r ( e l o ad cu r r en t /100 .0 )
268 pr in t ” e l o ad cu r r en t : %s ” % e l oad cu r r en t
269 pr in t ” e l o ad vo l t a g e : %s ” % e l o ad vo l t a g e
270 timestamp = datet ime . datet ime . now( )
271 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t ime ( ”%H%M%S%f ” ) ,
d e l im i t e r , e l oad cur r en t , d e l im i t e r , e l o ad vo l t a g e ) )
272
273 power supply 10 . d ea c t i va t e ( )
274 power supply 9 . d ea c t i va t e ( )
275 power supply 8 . d ea c t i va t e ( )
276 power supply 12 . d ea c t i va t e ( )
277 power supply 7 . d ea c t i va t e ( )
278 power supply 6 . d ea c t i va t e ( )
279 power supply 5 . d ea c t i va t e ( )
280 power supply 11 . d ea c t i va t e ( )
281 time . s l e e p (1 )
282 cur rent=cur rent+cu r r en t s t ep
283
284
285 f i l ename= ”%s sweep . dat” %roo t f i l e name
286 f . c l o s e ( )
287 a a c l o s e ( handle )
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